NAVAL POSTGRADUATE SCHOOL Monterey, California



THESIS

VHDL MODELING AND SIMULATION FOR A DIGITAL TARGET IMAGING ARCHITECTURE FOR MULTIPLE LARGE TARGETS GENERATION

by


Håkan Bergön

September 2002

Thesis Advisor: Co-Advisors:

Douglas J. Fouts Man-Tak Shing Phillip E. Pace

Approved for public release; distribution is unlimited



REPORT DOCUMENTATION PAGE

Form Approved OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instruction, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188) Washington DC 20503.

1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3. REPORT TYPE AND DATES COVERED	
	September 2002		Master's Thesis
4. TITLE AND SUBTITLE : VHDL Modeling and Simulation for a Digital Target			5. FUNDING NUMBERS
Imaging Architecture for Multiple Large Targets Generation			
6. AUTHOR(S) Håkan Bergön			
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)			8. PERFORMING
Naval Postgraduate School		ORGANIZATION REPORT	
Monterey, CA 93943-5000			NUMBER
9. SPONSORING /MONITORING AGE	CNCY NAME(S) AND A	ADDRESS(ES)	10. SPONSORING/MONITORING
Naval Research Laboratory			AGENCY REPORT NUMBER

11. SUPPLEMENTARY NOTES The views expressed in this thesis are those of the author and do not reflect the official policy or position of the Department of Defense or the U.S. Government.

12a. DISTRIBUTION / AVAILABILITY STATEMENT Approved for public release; distribution is unlimited

12b. DISTRIBUTION CODE

13. ABSTRACT (maximum 200 words)

The subject of this thesis is to model and verify the correctness of the architecture of the Digital Image Synthesizer (DIS). The DIS, a system-on-a-chip, is especially useful as a counter-targeting repeater. It synthesizes the characteristic echo signature of a pre-selected target. The VHDL description of the DIS architecture was exported from Tanner S-Edit, modified, and simulated. Different software oriented verification approaches were researched and a White-box approach to functional verification was adopted. An algorithm based on the hardware functionality was developed to compare expected and simulated results. Initially, the architecture of one Range Bin Modulator was exported. Modifications to the VHDL source code included modeling of the behavior of the N-FET and P-FET transistors as well as Ground and Vdd (the voltages connected to the drains of the FETs). It also included renaming of entities to comply with VHDL naming conventions. Simulation results were compared to manual calculations and Matlab programs to verify the architecture. The procedure was repeated for the architecture of an Eight-Range Bin Modulator with equally successful results. VHDL was then used to create a super class of a 32-Range Bin Modulator. Test vectors developed in Matlab were used to yet again verify correct functionality.

14. SUBJECT TERMS Digital Image Synthesizer, Counter-Targeting Repeater, Range Bin Modulator, VHDL, White-box, Matlab			15. NUMBER OF PAGES 194
,		_	16. PRICE CODE
17. SECURITY	18. SECURITY	19. SECURITY	20. LIMITATION
CLASSIFICATION OF	CLASSIFICATION OF THIS	CLASSIFICATION OF	OF ABSTRACT
REPORT	PAGE	ABSTRACT	
Unclassified	Unclassified	Unclassified	UL

NSN 7540-01-280-5500

Standard Form 298 (Rev. 2-89) Prescribed by ANSI Std. 239-18

Approved for public release; distribution is unlimited

VHDL MODELING AND SIMULATION FOR A DIGITAL TARGET IMAGING ARCHITECTURE FOR MULTIPLE LARGE TARGETS GENERATION

Håkan Bergön Major, Swedish Army BSSE, Swedish National Defense College, 2000

Submitted in partial fulfillment of the requirements for the degrees of

MASTER OF SCIENCE IN SYSTEMS ENGINEERING

AND

MASTER OF SCIENCE IN SOFTWARE ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL September 2002

Author: Håkan P.I. Bergön

Approved by: Douglas J. Fouts, Thesis Advisor

Man-Tak Shing, Co-Advisor

Phillip E. Pace, Co-Advisor

Dan C. Boger, Chairman

Information Sciences Department

Luqi, Chairman

Software Engineering Program

ABSTRACT

The subject of this thesis is to model and verify the correctness of the architecture of the Digital Image Synthesizer (DIS). The DIS, a system-on-a-chip, is especially useful as a counter-targeting repeater. It synthesizes the characteristic echo signature of a preselected target. The VHDL description of the DIS architecture was exported from Tanner S-Edit, modified, and simulated. Different software oriented verification approaches were researched and a White-box approach to functional verification was adopted. algorithm based on the hardware functionality was developed to compare expected and simulated results. Initially, the architecture of one Range Bin Modulator was exported. Modifications to the VHDL source code included modeling of the behavior of the N-FET and P-FET transistors as well as Ground and Vdd (the voltages connected to the drains of the FETs). It also included renaming of entities to comply with VHDL naming conventions. Simulation results were compared to manual calculations and Matlab programs to verify the architecture. The procedure was repeated for the architecture of an Eight-Range Bin Modulator with equally successful results. VHDL was then used to create a super class of a 32-Range Bin Modulator. Test vectors developed in Matlab were used to yet again verify correct functionality.

TABLE OF CONTENTS

I.	INT	RODUCTION	1
	A.	DIGITAL IMAGE SYNTHESIZERS	1
		1. Background	1
		2. Functionality of the Digital Image Synthesizer	2
	В.	PRINCIPAL CONTRIBUTIONS	5
	C.	THESIS OUTLINE	
тт	CAT	PABILITIES OF VHDL	Λ
II.		INTRODUCTION	
	A.		
		2. Digital Design Using HDL	
	D	3. Logic Synthesis	
	В.	OVERVIEW OF VHDL CAPABILITIES AND ACTIVE VHDL	
		1. VHDL as a Programming Language	
		2. Active HDL	13
III.	SOF	TWARE VERIFICATION METHODS	19
	A.	TESTING AND VERIFICATION	19
		1. Reconvergence	19
	В.	FORMAL VERIFICATION	21
		1. The Use of Logic	21
		2. Binary Decision Diagrams and Computational Tree Logic	24
		a. BDD	
		<i>b. CTL</i>	26
		3. Equivalence Checking	
		4. Model Checking	
		5. Theorem Proving	
		6. Functional Verification	
		a. Black-Box Verification	
		b. White-Box Verification	
		c. Grey-Box Verification	
	С.	SIMULATION	
	D.	CHOSEN METHODOLOGY	
TX 7	-		
IV.		RIFICATION OF HARDWARE DESIGNS	
	A.	VHDL CODE EXTRACTION	
	-	1. Extraction Guidelines	
	В.	VHDL CODE MODIFICATION	
		1. Naming Conventions	
		2. Entity Declaration	
	~	3. Behavior	
	C .	CREATION OF MODELS	
		1. Inverter	38

		2. Subsequent Models	4 4
	D.	VERIFICATION OF SINGLE RANGE BIN MODULATOR	45
		1. Underlying Mathematics	45
	E.	LAYOUT	
	F.	CONTROL SIGNALS	47
	G.	DRIVER INPUT METHODOLOGY AND EXPECTED OUTPUT.	49
	Н.	TEST ALGORITHM:	
	I.	TEST AND RESULTS	
	J.	VERIFICATION OF 8 RANGE-BIN MODULATOR	52
		1. Underlying Mathematics	52
		2. Layout	53
		3. Additional Control Signals	55
		4. Driver Input and Test Algorithm	55
		a. Test Algorithm	55
		5. Tests and Results	
		a. Vector 8A	
		b. Vector 8B	
V.	VED	IFICATION OF 32 RANGE-BIN MODULATOR	62
v .		CREATION OF 32 RANGE-BIN MODULATORCREATION OF 32 RANGE-BIN MODULATOR	
	A.		
		1. Underlying Mathematics	
		2. Layout	
		3. Additional Control Signals	
	ъ	4. Driver Input and Test Algorithm	
	B.	IMPLEMENTATION OF TEST CASES	
	C.	SIMULATION AND VERIFICATION	
		1. Programming of Vector 32A	
		2. Result of Vector 32A	
		3. Programming of Vector 32B	
		4. Result of Vector 32B	70
VI.	SUM	IMARY, CONCLUSION AND RECOMMENDATION	73
	A.	SUMMARY AND CONCLUSION	7 3
	В.	RECOMMENDATION	73
A DD	FNDIY	A. VHDL IMPLEMENTATION TUTORIAL	75
AII.	A.		
	-		
APP	ENDIX	B. TEST BENCH GENERATION TUTORIAL	81
APP	ENDIX	C. TOP-LEVEL VHDL CODE FOR A 1-BIT ADDER	87
A DD	ENDIV	D. VHDL CODE FOR THE SINGLE RANGE BIN	90
AFF.	ENDIA A.	TOP LEVEL VHDL CODE	
	A. B.	TEST BENCH FOR THE SINGLE RANGE BIN	
	в. С.	EXECUTING MACRO FOR THE ONE RANGE-BIN TEST BENG	
APP	ENDIX	E. VHDL CODE FOR THE 8 RANGE-BIN MODULATOR	
	Δ	TOP LEVEL VHDL CODE	113

В.	TEST BENCH FOR THE 8 RANGE BIN	134
C.	EXECUTING MACRO FOR THE 8 RANGE-BIN TEST BENCH	141
APPENDIX	F. VHDL CODE FOR THE 32 RANGE-BIN MODULATOR	143
A.	TOP LEVEL VHDL CODE	143
В.	TEST BENCH FOR THE 32 RANGE BIN MODULATOR	154
C.	EXECUTING MACRO FOR THE 32 RANGE BIN TEST BENCH	168
LIST OF RI	EFERENCES	171
INITIAL DI	STRIBUTION LIST	173

LIST OF FIGURES

Figure 1.	The DIS Concept. (After: a Presentation by Dr. Phillip Pace at Office Naval Research (ONR) May 2001)	
Figure 2.	Block Diagram of the Technical Approach for the Digital Ima	
1 18410 2.	Synthesizer. (From Ref.[2])	
Figure 3.	Architecture of DIS Implementation.	
Figure 4.	USS Crocket and AN/APS-137 ISAR Image of the USS Crockett	
Figure 5.	False Target Images Generated by a 32 Range-Bin, 256 Pulse Matl	
1 18410 0.	Simulation (Left) and 8 Range-Bin Proof-of-Concept DIS Integrat	
	Circuit (Right).	
Figure 6.	Typical Activity Flow.	
Figure 7.	Different Design Views and their Level of Abstractions. (After Ref[14])	
Figure 8.	Gate Level Design and Equivalent Code of RS Flip-Flop.	
Figure 9.	Design Flow Overview in Active-HDL 5.1.	
Figure 10.	Text Editor in Active-HDL.	
Figure 11.	Block Diagram Editor in Active-HDL	
Figure 12.	Hierarchical State Machine Editor in Active-HDL.	
Figure 13.	Transformation and Verification Flow. (After Ref.[5])	20
Figure 14.	The Human Factor. (After Ref.[5])	
Figure 15.	Redundancy (After Ref.[5]).	
Figure 16.	Logic Gate Representation of an Adder.	
Figure 17.	ROBDD Creation Step 1.	
Figure 18.	ROBDD Creation Step 2.	25
Figure 19.	ROBDD Creation Step 3.	25
Figure 20.	Equivalence Checking Paths. (After Ref.[5])	27
Figure 21.	Model Checking Paths. (After Ref.[5])	
Figure 22.	Functional Verification Paths. (After Ref.[5])	29
Figure 23.	Outline of Black-Box Verification.	30
Figure 24.	Outline of White-Box Verification.	30
Figure 25.	Outline of Grey-Box Verification.	
Figure 26.	Simulation Result of a Simple 1-Bit Adder.	
Figure 27.	Verification Process Flow.	
Figure 28.	The Primitive Symbols of Power, Ground NFET and PFET	
Figure 29.	The Inverter Logic Gate.	
Figure 30.	Description of Inverter in Behavioral VHDL.	
Figure 31.	Description of an Inverter in Structural VHDL.	
Figure 32.	Screen Capture of the Waveform Window for an Inverter.	
Figure 33.	Block Diagram of a 1-Bit Adder without Carry Out	
Figure 34.	The 1-Bit Adder in the Waveform Window	
Figure 35.	Overview of the Range Bin Modulator Schematic (From Ref.[2])	
Figure 36.	VHDL Block Diagram of the 8 Range Bin Modulator.	
Figure 37.	Waveform Window for an 8 Range-Bin Modulator.	59

Figure 38.	Result as it Appears on the Wave Form Window for Waveform B. VBUS3	
	is I _{out} and VBUS4 is Q _{out.}	
Figure 39.	VHDL Block Diagram of the 32 Range–Bin Modulator.	. 64
Figure 40.	Matlab Created False Target, Input Template (Left) and ISAR Image	
	(Right)	
Figure 41.	Portion of the Wave Form Editor Displaying the Initial I (Blue) and Q	
	(Red) Values for Vector 32A.	
Figure 42.	Portion of the Wave Form Editor Displaying I (Blue) and Q (Red) After	
	Sample 25-31 and the Subsequent Overflow- OutpadQSOV (Green)	. 71
Figure 43.	Getting Started Window in Active-HDL.	. 75
Figure 44.	New Design Window in Active-HDL.	. 76
Figure 45.	New Design Window in Active-HDL.	. 76
Figure 46.	Find File Window in Active-HDL.	. 77
Figure 47.	Chosen File in Active-HDL.	. 77
Figure 48.	Configuration of Active-HDL.	
Figure 49.	File Information in Active-HDL.	. 78
Figure 50.	Design Specifications in Active-HDL	. 79
Figure 51.	Active-HDL Design Launched from External Source File. Initial Errors	
	According to Previous Page.	
Figure 52.	Test Bench Generation in Active-HDL	. 81
Figure 53.	Test Bench Generation in Active-HDL.	. 82
Figure 54.	Test Bench Generation in Active-HDL.	. 82
Figure 55.	Test Bench Generation in Active-HDL.	. 83
Figure 56.	Test Bench Generation in Active-HDL.	. 83
Figure 57.	Test Bench Generation in Active-HDL.	. 84
Figure 58.	Test Bench Generation in Active-HDL	. 84
Figure 59.	Test Bench Generation in Active-HDL	. 85

LIST OF TABLES

Table 1.	The Capabilities of the Gain Multiplier.	46
Table 2.	Test Vectors and Results.	51
Table 3.	Overview of Expected Results after Eight DRFM Phase Values	53
Table 4.	Programming of Vector 8A	60
Table 5.	Result of Vector 8A	60
Table 6.	Programming Vector 8B.	61
Table 7.	Result of Vector 8B.	61
Table 8.	Programming of Vector 32A	66
Table 9.	Result of Vector 32A	67
Table 10.	Programming of Vector 32B.	69
Table 11	Result of Vector 32B	71

ACKNOWLEDGMENTS

I would like to direct a special thanks to my family; Casey, Emma and Jack, for putting up with me during long periods of intensive studies at the Naval Postgraduate School.

I would also like to thank the Swedish National Defence College for believing in my ability to successfully complete this education.

Furthermore, I would like to thank Professor Phillip E. Pace for his support and friendship. Professor, you gave me constant encouragement and a challenging research project, you gave me the tools to succeed, –Thank You. I would also like to single out Professor Douglas J. Fouts who guided me through the first stumbling steps in implementing VHDL and patiently explained the hardware functionality of our project; -You are a big part of my success. Finally I would like to thank Professor Man-Tak Shing who agreed to take me under his wings and embraced me in the Software community, -Professor I learned a lot.

EXECUTIVE SUMMARY

The subject of this thesis is to model and verify the correctness of the architecture of the Digital Image Synthesizer (DIS). The DIS, a system-on-a-chip, is especially useful as a counter-targeting repeater. It synthesizes the characteristic echo signature of a preselected target, i.e., the user has the opportunity to generate copies the echo signature and displace them. The V-H-D-L-description of the DIS architecture was exported from Tanner S-Edit, modified, and simulated. The advantages of using the VHDL text-based programming environment was explored in both creation of models and superior simulation speed. Different software oriented verification approaches were researched and a White-box approach to functional verification was adopted. An algorithm based on the hardware functionality was developed to compare expected and simulated results. Initially, the architecture of one Range Bin Modulator was exported. Modifications to the VHDL source code included modeling of the behavior of the N-FET and P-FET transistors as well as Ground and Vdd (the voltages connected to the drains of the FETs). It also included renaming of entities to comply with VHDL naming conventions. Simulation results were compared to manual calculations and Matlab programs to verify the architecture. The procedure was repeated for the architecture of an Eight-Range Bin Modulator with equally successful results. VHDL was then used to create a super class of a 32-Range Bin Modulator, again with its functionality verified by Matlab test vectors. Finally, two additional super classes of a 128- and a 512-Range Bin Modulator were programmed.

I. INTRODUCTION

A. DIGITAL IMAGE SYNTHESIZERS

1. Background

The threat of modern, wideband imaging synthetic aperture radar (SAR) and inverse synthetic aperture radar (ISAR) create a difficult ship defense problem. With image capability, one cannot simply transmit a false signal to counteract the missile radar, but must instead create an image resembling the image in an adversary's threat library.

The concept of image synthesizers is not new. Analog Image Synthesizers (AIS), using lengths of cable to delay interrogating signals, have been used as counter-targeting repeater decoys. AISs had serial taps along the length of the cable thereby creating different range-bins. Each tap modulated the signal in amplitude and/or frequency to synthesize reflections from surfaces within the specified range-bin. After summing the signals from the respective range-bins, the synthesized signal is retransmitted and returns a false echo.

The drawbacks with the analog systems, however, were that they were unreliable and hard to use. The AISs were noisy and could not store a signal over a long period of time and thereby reduced bandwidth and limited the size of the synthesized object. The cable length made the system bulky and unmanageable, and at the same time, prevented effective programming of the operating parameters.

The Digital Image Synthesizer (DIS) eliminates most of the drawbacks of the AIS. First, it is by no means bulky and future applications may, apart from ships, include aircrafts and Unmanned Aerial Vehicles (UAV). Second, the tapped delay line processors are capable of storing the signal for as long as necessary. Thus, the bandwidth is increased and synthesizing larger objects is possible. Third, the programmable nature of the respective range-bins facilitates movement of the DIS from one target type to another (Ref.[1]) and (Ref.[2]).




Figure 1. The DIS Concept. (After: a Presentation by Dr. Phillip Pace at Office of Naval Research (ONR) May 2001).

2. Functionality of the Digital Image Synthesizer

Figure 1 represents an overview of the technical approach to the DIS, and a functional block diagram representing is presented in Figure 2. The antenna receives a wideband chirp signal from interrogating search radar(s). The system receiver down-converts the signal and breaks it into In-Phase and Quadrature components (I and Q) where I is the real part and Q is the imaginary part of the signal. The signal information is then digitized and stored in a Digital Radio Frequency Memory (DRFM). The phase samples are then read serially from the DRFM into the DIS through the tapped delay line(s), or the range-bin processor(s).

The DIS ASIC is controlled by an off-chip microprocessor. A look-up table is used to generate the appropriate I and Q values after the implementation of a phase shift on the digitized phase samples. The amplitude required of the resulting data is controlled

by the microprocessor and is implemented by left shifts in the gain multiplier. Each range-bin processor performs summations in series. The last range-bin in the application produces a total sum representing a digital false target image sample. After digital to analog conversion of the I and Q, up-conversion and transmission of the false target occurs.




Figure 2. Block Diagram of the Technical Approach for the Digital Image Synthesizer. (From Ref.[2])

The range resolution of the DIS synthesized false target is determined by the resolution possible by each range-bin and the number of range-bins in series. The resolution can be calculated by:

$$R_R = \frac{C}{2f_{cl}}$$

$$M_{SZ} = R_R * N_{RB}$$

where R_R is the range resolution of an individual range-bin, f_{cl} is the clock frequency of the chip and C is the speed of light. With a DIS operating at 600 MHz, the range resolution is 0.25 m. The maximum size of the synthesized false target M_{SZ} is then dependent of the number of range-bins N_{RB} (Ref.[12]).




Figure 3. Architecture of DIS Implementation.

The plan is to eventually create a DIS with 512 range-bins operating at 600-800MHz. As seen in Figure 3, the phase of the range-bins are fed in parallel while I and Q are fed in series from one range-bin to the next.

The following real ISAR image, visual image and Matlab-synthesized image are an example and proof of concept of what this technique can provide (Ref. [12]).



Figure 4. USS Crocket and AN/APS-137 ISAR Image of the USS Crockett.




Figure 5. False Target Images Generated by a 32 Range-Bin, 256 Pulse Matlab Simulation (Left) and 8 Range-Bin Proof-of-Concept DIS Integrated Circuit (Right).

The CMOS proof of concept, 8 Range-bin, Integrated Circuit (IC) was developed using the Tanner Tools Pro IC design software package. This IC has been fabricated and tested and found fully functional at a 70 MHz clock speed (Ref.[12]). As is seen in Figure 4 and Figure 5 the synthesized images have a strong resemblance to the one generated by the ISAR.

B. PRINCIPAL CONTRIBUTIONS

The objective of the research in this thesis was to verify the design and functionality of the single Range-bin Modulator circuit as well as the 8-Range-bin Modulator circuit designed with Tanner Tools Pro. The verification was to occur using VHSIC Hardware Description Language (VHDL), where VHSIC in turn stands for Very High-Speed Integrated Circuits. The VHDL tool used was Active-HDL 5.1, by Aldec. Another goal of the research was to produce larger multiples of range-bins using VHDL. A 32-Range-bin processor was created through VHDL.

The first step was to export simple logic gates from S-Edit into a VHDL format. Simulations in which the result was known and obvious were then generated in order to understand the process.

Second, larger and more complex adders and registers were exported. The behaviors of the field effect transistors (FETs) were implemented in VHDL and the correct operations verified.

Third, the correctness of first one single and then eight combined range-bins was tested.

Finally, the 8-Range-bin processor was used in order to create a software superclass of 32 Range-bins.

In all instances, software was generated automatically, modified by hand, and tested in order to verify correctness of the designed component.

C. THESIS OUTLINE

The purpose of this thesis is to verify the circuit design and schematic of serially connected Range Bin Modulators operating at clock speeds of 600 MHz. The remainder of this thesis is organized as follows.

Chapter II presents the capabilities of VHDL as the means to design and/or verify digital circuit design.

Chapter III ventures into different methodologies of verification of a hardware design using software methods.

Chapter IV outlines the methodology and process of code extraction, as well as presents the modifications necessary in order to simulate the design in VHDL.

Chapter V presents the verification methodology used in this thesis. It displays obtained simulation results from different levels of the overall design.

Chapter VI summarizes the results of this thesis and makes recommendations on further verifications and the use of VHDL.

Appendix A contains a tutorial describing the process to follow to create a VHDL design using an externally created source file.

Appendix B contains a tutorial describing the process to follow to create a Test Bench using a saved wave form.

Appendix C contains VHDL code for a 1-bit adder.

Appendix D contains VHDL code and Test Bench for the single Range-bin modulator.

Appendix E contains VHDL code and Test Bench for the 8 Range-bin modulator.

Appendix F contains VHDL code and Test Bench for the 32 Range-bin modulator.

II. CAPABILITIES OF VHDL

A. INTRODUCTION

1. History of VHDL

The acronym VHDL is a two-layer acronym that stands for VHSIC Hardware Description Language, where VHSIC in turn stands for Very High-Speed Integrated Circuits. DoD initiated the VHDL program in 1980 to address the hardware life-cycle crises by improving documentation and reducing maintenance costs. By 1985, a team of DoD contractors, including TI and IBM, delivered the first version of the language. By 1987, VHDL had become an IEEE standard and by 1988, an ANSI standard. After the addition of some new features, the current standard of the language is IEEE 1076-1993. Drafts for a revised standard are currently in progress.

2. Digital Design Using HDL

The design of a digital system starts, as with other designs, with requirements specifications. Eventually a physical implementation of a chip is created through a stepwise, refined functional design. A typical activity flow in a top-down design environment can be seen in Figure 6.

As with software specifications, one major problem is capturing the client's requirements. This is perhaps a first indication of the use of formalism in hardware specifications, validation and verification.

After the top-level specification, decomposition from behavior to structure leads to the eventual physical design.

Historically different HDLs were appropriate for different levels of abstraction. Graphical editors were the design environment of choice, providing the hardware engineer with a "sense and feel" of the progress of the design. One such example is the Tanner Tools Pro S-Edit program used to design the schematics tested in this thesis. S-Edit consists of parts to design pictorial schematics. It does not, however, include a logic-level simulator such as Verilog or VHDL, but S-Edit, which is the pictorial schematic capable of generating and exporting VHDL code. This code is used throughout this thesis.




Figure 6. Typical Activity Flow.

This thesis spans the last activities of the behavioral domain as well as the logic simulation and verification.

In contrast to Tanner SPICE, VHDL and Verilog provide a series of constructs that can be applied at different levels of abstractions to provide multiple views of the system as exemplified in Figure 7. The languages are mainly text based, but graphical interfaces allow "old-fashioned" design. These HDLs are used throughout the development cycle by transforming from one level of abstraction, or so called synthesis, to another.

VHDL and Verilog are technology independent and not tied to a specific methodology. They can be used as a design tool for a custom or an ASIC chip as well as an FPGA.

The languages strongly resemble regular programming languages but are specially oriented to describe hardware structures and behaviors. One of the main differences is the ease at which parallel operations are implemented versus sequential ones.

The concept of Virtual Prototyping relies heavily on the capability of the HDL. Previously, the software that processed the data streams on a board design could not be tested until the hardware was available. However, with a HDL capable of describing the exact behavior of the components, it is possible to simulate the completed hardware for software development purposes.

3. Logic Synthesis

The real driver for the modern HDLs is the ability to move from one level of abstraction to another. Logic Synthesis can, for instance, transform a Register Transfer Level (RTL) description of a circuit into combinatorial logic. On this level, it is also possible to apply software verification techniques such as model checking and theorem proving. Logic synthesis is performed in two steps. First, the translations of the HDL description into an intermediate form are completed. Second, an optimization process of more vendor-specific technology mapping is conducted.




Figure 7. Different Design Views and their Level of Abstractions. (After Ref[14])

B. OVERVIEW OF VHDL CAPABILITIES AND ACTIVE VHDL

1. VHDL as a Programming Language

The primary hardware abstraction in VHDL is the design *entity*¹. It represents a part of the design with well-defined inputs and outputs and performs a well-defined function. Each *entity* consists of two parts: its declaration and its *architecture*. The *entity* declaration defines the interfaces much like a software class declaration while the *architecture* body describes input-output transformations and/or the internal composition or behavior of the *entity* more like a software object. Interactions between concurrent statements are modeled through *signals*.

A *component* describes a substructure of the design entity that is interconnected through *signals*. Sequential statements such as loop and *case* statement are grouped together under the concurrent *process* statement. During execution all concurrent statements are executed during one simulation cycle and the values of all modeled signals are being computed. No VHDL model should depend on the order of execution of its concurrent statements.

When a signal takes on a new value, the sensitivity list of the concurrent statement decides if the statement is sensitive to that particular signal and acts accordingly. When all concurrent statements are suspended, simulation time advances.

The design and matching code in Figure 8 implements the behavior of the signals with logical statements on its signals. The same functionality could have been implemented in several different ways.

¹ Words in italic are protected VHDL constructs.

```
CLK not
     library IEEE;
    use IEEE.std logic 1164.all;
    entity My flip flop is
     port(
        CLK not: in STD LOGIC;
        R: in STD_LOGIC;
        S: in STD LOGIC;
        Q: out STD LOGIC;
        Q_not : out STD_LOGIC);
    end My flip flop;
    architecture My_flip_flop of My_flip_flop is
    signal NET107: STD_LOGIC;
    signal NET124: STD LOGIC;
    signal NET37: STD LOGIC;
    signal NET41: STD LOGIC;
    begin
    NET41 \le not(CLK \text{ not and } S);
    NET37 \le not(R \text{ and } CLK \text{ not});
    NET124 <= not(NET107 and NET41);
    NET107 \le not(NET37 \text{ and } NET124);
    Q_not \le NET107;
    \overline{Q} \leq NET124;
end My_flip_flop;
```

Figure 8. Gate Level Design and Equivalent Code of RS Flip-Flop.

2. Active HDL

The tool chosen to perform the VHDL simulations was Active-HDL 5.1 developed by Aldec, Inc. of Henderson, NV. Active-HDL provides a number of features useful in the development as well as testing of hardware components. Its simulation technology features include compliance with IEEE VHDL1076-87/93 and IEEE Verilog1364-95. Furthermore, it supports EDIF 2.0.0 and Single or Mixed Language Configurations. The design flow manager of the language can be viewed in Figure 9.




Figure 9. Design Flow Overview in Active-HDL 5.1.

Active-HDL provides the user the opportunity to create a design in three different ways:

- Through the HDL text editor, Figure 10, the user can build its model as with any other software language
- Through a Block Diagram Editor, Figure 11, graphical symbols of gates and combinatorial logic elements can be combined into larger entities
- Through the Finite State Machine Editor, Figure 12, the user can graphically enter a design based on state diagrams

The Active-HDL text editor resembles programming in, for instance, C or C++. This environment is tightly integrated with the compiler and simulator in order to provide debugging capabilities. Furthermore, the text editor provides, among other things, built-in language assistance, the capability of automatically generating design structures, setting and clearing of code breakpoints and cross probing of error messages. Active-

HDL has the ability to create block diagrams or finite state machines from the source code.




Figure 10. Text Editor in Active-HDL.

The Block Diagram Editor is a form of graphical description of a design entity in which each diagram has a counterpart in the VHDL source code. Active-HDL has a built in, vendor independent, symbol library with basic gates and combinatorial logic elements. Furthermore, Active HDL provides the designer with the ability to create their own combinatorial logic to save for reuse in subsequent applications. Other features of the Block Diagram Editor are the capabilities to import and export EDIF schematics as well as the feature of fast Design Rule Checking (DRC). The block diagram, when compiled, automatically generates source code that can be executed.




Figure 11. Block Diagram Editor in Active-HDL.

The Hierarchical Finite State Machine Editor allows the user to graphically enter a state diagram based design. State machines can then automatically be converted into HDL code for viewing and debugging.

In order to provide the capability to manufacture System-on-Chip (SoC) designs, Active-HDL offers a number of vendor specific libraries. It provides a seamless integration from design, through testing, to production when combined with the appropriate synthesizer.




Figure 12. Hierarchical State Machine Editor in Active-HDL.

This thesis uses the capability of Active HDL to support automated software engineering. The ability to go from code to block diagram proved valuable as well as the capability of the application to support testing and verification. Active HDL handles test benches, coded and generated manually, as well as automatically generated test benches where saved wave forms are used.

THIS PAGE INTENTIONALLY LEFT BLANK

III. SOFTWARE VERIFICATION METHODS

Different software methodologies can be used in order to remove the tedious verification of hardware designs. Previously, hardware was verified after a prototype was built. This was an expensive practice as changes were hard to implement and a new prototype might have had to be built instead. Similarly, a graphical hardware design languages normally is time consuming, compared to VHDL, when designs are simulated. VHDL only simulates "1", "0", "Undefined" and "High Impedanse" while T-Spice is a circuit simulator and must keep track of all voltages, currents and charges on all wires. This section explores some software methods suitable to test and verify hardware design.

A. TESTING AND VERIFICATION

A test can be defined as an activity in which a system or component is executed under specified conditions and the results are observed and evaluated with respect to correctness. Verification is the process to ensure whether the component was built according to specifications. Testing is part of the verification process. In today's design efforts, testing and verification (TaV) needs to be planned early in the process. TaV is clearly a critical part of a project. Nowadays, huge efforts are undertaken to produce tools and methodologies in order to reduce overall verification time. (Ref.[5])

In its strictest interpretation, testing cannot take place until a prototype or a finished product is built. In this thesis, however, testing also refers to verification of hardware design using test vectors and a software test bench.

1. Reconvergence

Since the purpose of verification is to ensure that transformation generates the expected results, a second, reconvergent path with a common source is needed, see Figure 13.




Figure 13. Transformation and Verification Flow. (From.[5])

Transformation can be any process that takes an input and produces an output. The verification process links the result with the starting point, making it possible for the verification effort to compare the actual output with the expected output.

One problem that arises in verification is the human factor. Figure 14 introduces specifications; misinterpreted they may introduce errors in the verification process.




Figure 14. The Human Factor. (From.[5])

If the same team, or individual, who designed the entity is also involved in performing the verification process, obvious risks can arise causing the verification to be flawed. In that case, verification is that of the *interpretation* and not the *specifications*. If the interpretation is wrong in any way, so is the verification, and therefore, the error may never be caught with these verification efforts.

In order to prevent human interpretation errors, increased automation and redundancy can be used. Automation removes human intervention, but it is not always possible and it is seldom feasible in processes that are not well designed. Furthermore, there is no guarantee that the automation tool is flawless.

Redundancy is another way to reduce risk. It requires duplication of all transformation resources. Interpretations are performed independently and results are compared at a common output. Figure 15 shows how redundancy can be implemented and guarded against the misinterpretation of ambiguous specifications.




Figure 15. Redundancy (From.[5]).

B. FORMAL VERIFICATION

Different systems lend themselves to different types of verification. The following section will introduce some methods that might be used in the verification of an Integrated Circuit design represented in VHDL.

1. The Use of Logic

In order to achieve error-free Very Large Scale Integrated Circuit (VLSI) designs, different, complementing approaches to simulation and synthesis have been developed. One such attempt is to apply formal verification of the design's correctness. Formal verification, in this sense, is to verify the functionality correctness of the circuit.

There are a couple of inherent problems when deriving the formal verification however. First, conventional HDL languages lack the power for formal behavior descriptions. Second, a large gap exists between circuit descriptions and the

mathematical domain (Ref.[4]). In order to bridge these problems, most development environments use a HDL, such as VHDL or Verilog, or a subset of them, and implement some form of "formalized behavior" descriptions of the language.

The logic domain is the part of the mathematical domain most suitable to model the characteristics and properties of the applicable object. Logic, including first-order predicates, higher order predicates and temporal logic, is the overwhelming choice in performing formal verifications (Ref.[3]).

To exemplify formal verification, a simple adder is constructed.




Figure 16. Logic Gate Representation of an Adder.

If the adder in Figure 16 is modeled in first order logic it might look like this:

```
For All t >= 0 =>
(S1(t)=A(t) AND B(t),
S3(t)=A(t) XOR B(t),
S2(t) = Cin(t) ANDS3(t),
Sum(t) = Cin(t) XOR S3(t),
Cout(t) = S1(t) OR S2(t))
Where A XOR B
```

Is equivalent to (A AND B) OR (A AND B)
And
Cin XOR S3
Is equivalent to (Cin AND S3) OR (Cin AND S3)

After removing S1 to S3 the expression will read:

```
For All t \ge 0 = 0

(Sum(t) = Cin(t) XOR (A(t) XOR B(t)),

Cout(t) = A(t) AND B(t) OR

(Cin(t) AND (A(t) XOR B(t)))
```

All that remains is to verify that the specification in the VHDL model corresponds to the logical model for all values of A, B and Cin.

```
library IEEE;
use IEEE.std logic 1164.all;
entity My Full Adder is
port(
A: in STD_LOGIC;
B: in STD LOGIC;
Cin: in STD LOGIC;
Cout: out STD LOGIC;
Sum: out STD LOGIC
);
end My Full Adder;
architecture My Full Adder of My Full Adder is
signal N3: STD LOGIC;
signal N2: STD LOGIC;
signal N1: STD LOGIC;
begin
N1 \le B and A;
N2 \le Cin and N3;
N3 \le B \text{ xor } A;
Sum \le Cin xor N3;
Cout \leq N2 or N1;
end My Full Adder;
```

Concentrating on the last section of the code, after the *begin* statement, the Sum was verified next. Sum = Cin XOR N3, and N3 in turn equals B XOR A, leading to Sum = Cin XOR(A XOR B)). This is the same expression in the logical description.

2. Binary Decision Diagrams and Computational Tree Logic

Binary Decision Diagrams (BDD) and Computational Tree Logic (CTL) are two other basic parts of formal verification.

a. BDD

BDD is a rooted directed acyclic graph with two terminal nodes: the 0-terminal and the 1-terminal. An ordered Binary Decision Diagram (OBDD) is a BDD in which the input variables appear in a fixed order on all the paths of the graph and no variable appears more than once in the path. A Reduced Order BDD (ROBDD) is an OBDD that results from the repeated application of the rules described in Figure 17 to Figure 19:

1. Remove duplicate terminals:




Figure 17. ROBDD Creation Step 1.

2. Condense duplicate nodes with identical parents and children:




Figure 18. ROBDD Creation Step 2.

3. Remove redundant nodes:




Figure 19. ROBDD Creation Step 3.

b. CTL

CTL adds path quantifier (A, E) and temporal operators (X, G, F, U, W) to first order logic. Temporal logic is used to express properties of possible simulations of a design. The path quantifier A(E) selects all (some) simulations, and the temporal operator X(G, F, U, W) selects the next simulation cycle (all cycles, some cycle, until some cycle, unless some cycle).

As an example, the expression:

$$AG(p=>A[p U q])$$

corresponds in plain English to: "From all cycles in which p holds, p always continues to hold until q holds".

3. Equivalence Checking

The simplest form of formal verification is proving the equivalence of two circuits. FORTE (Ref.[6]) allows the user to verify both combinatorial as well as sequential equivalence. Its purpose is to prove that two circuits produce the same output regardless of input.

An exhaustive application of all possible inputs and a comparison of all the outputs are involved for the combinatorial circuit. If the same output is produced, the circuits are functionally equivalent.

When the circuits possess different state properties, sequential equivalence must be checked instead. To be equivalent, the circuits must start in some initial state and have identical outputs and transitions for all possible sequences of inputs. Equivalence checking is only interested in comparing boolean and sequential logic functions. The functions to a specific technology are not mapped.




Figure 20. Equivalence Checking Paths. (From.[5])

The most common use of equivalence checking is the comparison of netlists, shown in Figure 20. This ensures correctness of the synthesis tool and that manual modifications implemented during netlist post-processing did not change any functionality.

4. Model Checking

Model checking is a relatively recent application of formal verification. As seen in Figure 21, it attempts to prove or disprove certain design assertions or characteristics.

Model checking seems to be the most investigated approach used for the verification of a hardware chip. Siemens Circuit Verification Environment (CVE) is one approach described by Borman et al. (Ref.[7]). CVE is a BDD based model checker that supports VHDL and Electronic Design Interchange Format (EDIF). It generates VHDL test benches for proposed counterexamples if it detects a design error. CVE is operated from a menu driven graphical user interface (GUI).

The designer has to specify the properties to be model checked and must then consider entire sets of behavior. Two features help the designer. One feature is CVE's Interval Language (CIL) which is an extension of Boolean VHDL expressions. The second is an algorithm that automatically generates a special finite state machine (FSM) representation for synchronous circuits.

Another model checker supporting VHDL is CV (Ref.[9]). CV essentially uses logic CTL as its specification language. The VHDL description is compiled into a state-

transition graph represented internally by BDDs. Then model checking techniques are used to determine if the VHDL specification holds. CV performs computation of reachable states and eliminates unreachable states from the simulation. Further it implements a boolean functional vector to limit the explosion of the size of the transitions in larger systems.

A third example of a model checker implementing VHDL is RuleBase. (Ref.[9]) RuleBase is a formal verification tool developed by IBM Haifa Research Laboratory. It is an enhanced version of SMV developed by Ken McMillan at Carnegie-Mellon University. As in the previous example, it uses the CTL model checking verification method through its own language called Sugar. Sugar is built on top of CTL and provides a method for hardware designers, who are not CTL experts, to read and write specifications.




Figure 21. Model Checking Paths. (From.[5])

The greatest difficulty in applying model checking is to identify which assertions to prove. Of the identified assertions, only a subset can feasibly be proven.

5. Theorem Proving

PREVAIL (Ref. [10]) is a menu driven, automatic proof environment that verifies certain categories of synchronous sequential circuits. A VHDL subset is taken as input as well as a description style associated with formal semantics. The tool operates in two steps:

• After compilation of the VHDL code, PREVAIL inputs an intermediate form of the entity and architecture description. It then builds a corresponding, proof-oriented, functional circuit representation.

• The second part uses a query-answer dialogue with the designer in order to determine circuit type and selects between a tautology checker (checking for redundant repetitions) and the Boyer-Moore theorem-prover.

The Boyer-Moore theorem-prover allows the inductive definition of abstract data types called shells. A Boolean recognizer recognizes whether an object belongs to the shell. Furthermore, the definition of recursive functions are allowed and a robust verification by the system of the correctness of the recursive form is performed. Next, the inductive theorems expressing properties of these recursive functions are proven. To prove a property by induction, the prover automatically generates an induction scheme according to the definition of the recursive function involved in the property.

6. Functional Verification

The purpose of a functional verification is to ensure that a design implements intended functionality. Functional verification compares the design specification to a measured result. It must, however, be noted that unless the specification is written in a formal language, it is impossible to prove that the intended specifications are met. Functional verification can show that the intent of the specification is met but it can hardly prove that the functionality is faultless.




Figure 22. Functional Verification Paths. (From.[5])

Functional verification as depicted in Figure 22 can be implemented through different approaches and methodologies. The approaches, black-box, white-box, and

grey-box combined with bottom-up or top-down methodologies, constitute the cornerstones of functional verification.

a. Black-Box Verification

The black box verification, Figure 23, implies no knowledge of the internal implementation of a particular design. Verification takes place through the interpretation of the output from a specific input.



Figure 23. Outline of Black-Box Verification.

The difficulties with black-box verification is its lack of controllability. It is a challenge to design a certain state combination or to isolate a specific function. This leads to difficulties in determining the source and location of potential problems as well as its occurrence in time inside the black-box.

The main advantage of black-box verification is its independence of a specific implementation. black-box verification can be used on hardware in the form of ASIC chips or FPGAs as well as a design represented in software. Another advantage is the ability to construct functional verification in parallel with the development of the implementation itself.

b. White-Box Verification

White-box verification, Figure 24, sometimes named clear-box or glass-box, provides full visibility of the internal mechanisms of the implementation.




Figure 24. Outline of White-Box Verification.

The advantages of having control over the internal structure of the implementation are obvious. Interesting combinations of inputs can be designed to trigger particular functions. The result of the input can be followed through the design and errors can be captured where they occur. White-box verification is especially useful in order to check the functionality of counters or overflow guards.

The drawbacks of the approach are the symbioses between the test and its host implementation. It cannot be used in the same format on other implementations. It also requires detailed knowledge of the Unit Under Test (UUT) in order to know which conditions to create and which results to expect.

c. Grey-Box Verification

The compromise between the two is the grey-box, or opaque, verification seen in Figure 25. The verification efforts benefit from the knowledge of the internal structure of the implementation while treating it as a back-box.




Figure 25. Outline of Grey-Box Verification.

As with the black-box approach, the top level interfaces are used to trigger and control the verification efforts. Test cases may or may not be useful on other implementations.

C. SIMULATION

Most implementations of testing and verification involve some form of simulation activity. In VHDL, simulation refers to the implementation of a discrete event and is normally conducted through the implementation of the box-approaches from the previous section. The discrete event simulator executes the VHDL code, modeling the passage of time and the occurrence of events at certain times or after certain delays. Discrete event simulations utilize an event list data structure that maintains an ordered list of all future

events in the circuit. Each event is described by its type, for instance, a transition from 1 to 0 and the time when it occurs. The event simulator works in the following steps:

- Advance the simulation time to the event which has the smallest timestamp
- Execute all events at this timestep by updating their signal values
- Execute the simulation models of all components affected by the new values
- Schedule future events
- Repeat until event list is empty or time has expired

The result of the simulation is normally presented in a waveform window. However, signals can also be followed through a block diagram.




Figure 26. Simulation Result of a Simple 1-Bit Adder.

Such a simulation requires knowledge of the expected output at the abstraction level being simulated. The simulated result is then compared to the expected result which is often derived mathematically. One example of a sesult is that of the 1-bit adder in Figure 26.

One obvious drawback of this verification type is the state explosion that occurs when large, complex systems are constructed. To counteract the increase in size of the test design, a hybrid test design, i.e., the gray box, approach can be implemented. The expected output from a given input in a black box approach has to be combined with the tests of the internal composition of the system.

D. CHOSEN METHODOLOGY

The verification of the DIS was conducted through a white-box, functional verification approach and implemented through discrete event simulation.

The different areas of the design were verified stepwise and tested independently. Smaller parts were integrated into larger parts, and thereby, increasing the scope which lead to an overall bottom-up integration. After verification of the smaller components, the partially automatically generated single range-bin and 8 Range-bin implementations were tested. The final step consisted of designing and verifying the logical functions of a VHDL coded 32 Range-bin implementation.




Figure 27. Verification Process Flow.

This approach verifies the interfaces between the individual system-components constituting the whole system. It is suitable for a system with stable interfaces and components developed by different teams, as is the case with the 8 Range-bin implementation which has parts designed by five different researchers. It is equally useful when testing larger entities of software created modules later. The process implemented on each level is described in Figure 27.

THIS PAGE INTENTIONALLY LEFT BLANK

IV. VERIFICATION OF HARDWARE DESIGNS

Verifying the ability of the VHDL tool to import and simulate the Tanner S-Edit developed schematics was one of the purposes of this thesis and the subsequent supporting research. If successful, a considerable amount of time would be saved due to a decrease in simulation time by several orders of magnitude compared to T-Spice circuit simulations. After experimenting with gate level as well as transistor level implementations, the decision was made to export as complete a model as possible. As a result, the smallest entities of Ground, Power, NFETs and PFETs became the building blocks of the DIS.

A. VHDL CODE EXTRACTION

A considerable amount of time during the research process dealt with the process of exporting the graphic S-Edit design to VHDL code. Initially, it was possible to export a VHDL text file and open it with Active-HDL. However, once the files were opened they did not work as expected. It was discovered that certain bi-directional ports had to be directed in order to run the model in VHDL. Furthermore, libraries had to be initialized for each entity of the design. The entities can be viewed as the scope in which variables operate.

1. Extraction Guidelines

The following steps had to be undertaken in order to export VHDL files from Tanner S-Edit schematic diagrams:

- Ensure no modules are defined as VHDL primitives except for NFETs, PFETs and the global power and ground symbols
- For NFETs, PFETs and the global power and ground symbols, declare them as VHDL primitives by adding a property to the symbol (not the schematic) version of the module. The property should say: [VHDL PRIMITIVE=]
 - When creating the property, the value field should be "blank", the separator character should be "=", the text size should be "2", the value type should be "Text", and show should be set to "none".
- All ports must be defined as in or out, even for the global power and ground modules. For the global power and ground modules, make the ports out. For FETs, make source, gate, and bulk in and make drain out.

On the symbol version of NFETs and PFETs, it is best to indicate what is the source and what is the drain so when these are instanced at a higher level, the ports can be connected up correctly.

- Pass gates must be made unidirectional and use unidirectional (in or out) ports. It is best to supply the symbol of the pass gate with an indication of the direction so that when the symbol is instanced at a higher level, the ports will be connected up correctly.
- There must not be any networks in any module connecting to output ports and at the same time connecting to the inputs of other logic gates in the module. If such a network exists, a non-inverting buffer (2 inverters in series) must be inserted before the output port.
- Delay buffers must be inserted on the outputs of signals that control flipflops. The VHDL programmer will adjust the amount of delay.

B. VHDL CODE MODIFICATION

The modification of the code depends on the level at which the schematic designer exports the VHDL file. VHDL is used to create the behavior of the designed entities. The behavior can be instantiated at the transistor-level, gate-level or at the combinatorial level. Given that the guidelines for code extraction are followed, the only modifications apart from behavioral instantiation, is compliance with VHDL naming rules and entity declarations.

1. Naming Conventions

Identifiers are used both as names for VHDL objects, procedures, functions, processes and design entities, and as reserved words. There are two classes of identifiers: basic identifiers and extended identifiers.

The *basic identifiers* are used for naming all named entities in VHDL. They can be of any length provided that the entire identifier is written in one line of code. Reserved words cannot be used as basic identifiers. Underscores are significant characters in an identifier and basic identifiers may contain underscores, but using an underscore as a first or last character of an identifier is not allowed. It was discovered that dashes, -, could not be used in a basic identifier early in the research effort. The rules for the basic identifiers in are:

- A basic identifier must begin with a letter
- No spaces are allowed in basic identifiers

- Basic identifiers are not case sensitive, i.e. upper- and lower-case letters are considered identical
- Basic identifiers consist of Latin letters (a..z), underscores (_) and digits (0..9)

The *extended identifiers* were included in VHDL '93 in order to make the code more compatible with tools making use of extended identifiers. The extended identifiers are braced between two backslash characters. They may contain any graphic character as well as reserved words. If a backslash is to be used as one of the graphic characters of an extended literal, it must be doubled. Upper- and lower-case letters are distinguished in extended literals.

2. Entity Declaration

For each entity declared in a design, whether it is in the same file or not, libraries need to be added. The most common declaration and the only one needed in this thesis was the following:

```
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
```

Std_logic_1164.all uses more memory than, for instance, a bit library. For the purpose of this research, it was never a concern.

3. Behavior

Although the designs tested are mainly of a structural nature, behavior needs to be defined for certain entities. To drive the DIS Designs, Ground, Power, NFETs and PFETs needed to be assigned a behavior.

C. CREATION OF MODELS

After the specific circuit was exported, a VHDL design representing that design was created. See the tutorial in Appendix A.

1. Inverter

The first successful exported Spice design was that of a simple inverter. Using the building blocks in Figure 28; Ground, Power, NFET and PFET a shell of the inverter was created, Figure 29.





Figure 28. The Primitive Symbols of Power, Ground NFET and PFET.






Figure 29. The Inverter Logic Gate.


If implemented at the gate level, a behavioral model of the inverter in VHDL might have been implemented as in Figure 30: one line transferring a negated input signal to the output.

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
-- ***** DJF_Inv-1x model *****
-- external ports
ENTITY \DJF_Inv_1x\ IS PORT (
\In\: IN std_logic;
\Out\: OUT std_logic );
END \DJF_Inv_1x\;

-- internal behavior
ARCHITECTURE behavioral OF \DJF_Inv_1x\ IS
begin
\Out\ <= not(\In\);
END behavioral;
```

Figure 30. Description of Inverter in Behavioral VHDL.

If the inverter is allowed to serve as an example for the modifications necessary in VHDL in order to successfully simulate an implementation, Figure 31 shows necessary changes and additions to the code.



```
-- internal behavior
ARCHITECTURE behavioral OF CG NFETx1 IS
BEGIN
       NFET:PROCESS(B,G,S)
BEGIN
if G = 0' then D < = Z';
elsif (G='1' and S='0') then D \le '0';
elsif (G='1' and S='1') then D \le '1';
                                                       Insertion of libraries
elsif (G='1' and S='Z') then D \leq 'Z';
end if;
end process NFET;
END behavioral;
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
-- ***** CG PFETx1 model *****
                                                       Insertion of NFET
                                                       and PFET behavior
-- external ports
ENTITY CG PFETx1 IS PORT (
       B: IN std logic;
       D: OUT std logic;
       G: IN std logic;
       S: IN std logic);
END CG PFETx1;
-- internal behavior
ARCHITECTURE behavioral OF CG PFETx1 IS
BEGIN
       PFET:PROCESS(B,G,S)
BEGIN
if G = 1' then D < = Z';
elsif (G='0' and S='0') then D \le '0';
elsif (G='0' and S='1') then D <= '1';
elsif (G='0' and S='Z') then D \le 'Z';
end if:
end process PFET;
END behavioral;
```

```
LIBRARY IEEE;
USE IEEE.std logic 1164.all; ◀
                                                 Insertion of libraries
-- *****CG Inv 1x model *****
-- external ports
ENTITY CG Inv 1x IS PORT (
      \In\: IN std logic;
      \Out\: OUT std logic );
END CG Inv 1x;
-- internal structure
ARCHITECTURE structural OF CG Inv 1x IS
-- COMPONENTS
COMPONENT Gnd
PORT (
      Gnd : OUT std_logic );
END COMPONENT;
COMPONENT CG NFETx1
PORT (
      B: IN std logic;
      D: OUT std logic;
      G: IN std logic;
      S: IN std logic);
END COMPONENT;
COMPONENT CG PFETx1
PORT (
      B: IN std logic;
      D: OUT std logic;
      G: IN std logic;
      S: IN std logic);
END COMPONENT;
COMPONENT Vdd
PORT (
      Vdd: OUT std logic);
END COMPONENT;
```

```
-- SIGNALS
SIGNAL LogVdd : std logic;
                                                      Renaming of signals to
SIGNAL LogGnd: std logic;
                                                      avoid global conflicts.
-- INSTANCES
BEGIN
Gnd 1: Gnd PORT MAP(
       Gnd => LogGnd);
NFET 1: CG NFETx1 PORT MAP(
       B \Rightarrow LogGnd
       D => \langle Out \rangle
       G \Rightarrow In \setminus
       S => LogGnd);
PFET 1: CG PFETx1 PORT MAP(
       B \Rightarrow LogVdd
       D \Rightarrow \langle Out \rangle
       G \Rightarrow In \setminus
       S => LogVdd);
Vdd 1: Vdd PORT MAP(
       Vdd => LogVdd);
END structural;
```

Figure 31. Description of an Inverter in Structural VHDL.

Functional verification of the inverter was easily conducted by running a simple stimulus on the in-port and verifying that the output signal, as in Figure 32, was the opposite.

Name	Value	Sti	1 · 20 · 1 · 40 · 1 · 60 · 1 · 80 · 1 · 10 ns
► \In\	0	Clo	
• \0ut\	1		
■ LogVdd	1		
™ LogGnd	0		

Figure 32. Screen Capture of the Waveform Window for an Inverter.

Implementations of NAND gates with two to five input ports and a two input NOR gate were verified in a similar manner.

2. Subsequent Models

After gate level verification, type specific components of the DIS were tested. These components were the 1-bit adder, the 5-bit adder, the 16-bit adder, the 4-bit register, the sine-cosine look up table and the Pass Gate. The Block Diagram, Figure 33, and Waveform, Figure 34, were used in order to be able to follow and verify the correctness of the signals. A short time increment comparing the drivers allowed incremented inputs. For the VHDL source code for the 1-bit adder, see Appendix A.




Figure 33. Block Diagram of a 1-Bit Adder without Carry Out.

Name	Value	Sti	-	2,0	4,0	1	60		8,0	100	120
•- A	0	Clo								L	
⊳ - B	1	Clo				L			厂	\neg L	
► Ci	1	Clo				╝		L		\neg L	
► \~A\	1	Clo				L					
⊳ \~B\	0	Clo				╝					
-• S	0			Л		l		Г	Ш		
w. N1	0								厂		
™ N16	0								Г		
. ™ N17	0					L		Г			
.πr N2	0			Л				Г	Ш	\neg L	
™ N20	1										

Figure 34. The 1-Bit Adder in the Waveform Window.

D. VERIFICATION OF SINGLE RANGE BIN MODULATOR

The first complete circuit layout verified was that of a Single Range Bin Modulator designed by Major Christian Guillaume (Ref. [2]). Verification was obtained by testing 31 vectors and comparing them to hand calculated, Matlab calculated and Spice simulated results.

In order to verify the basic function of the Range Bin Modulator, vectors (DRFM phase values) are applied to the modulator together with different values of phase increment and gain. Initially, the I and Q inputs, i.e., the values from a previous Range Bin Modulator, are set to zero.

Control signals are tested and their effects on the output data from the Range Bin Modulator verified.

When VHDL was used, simulation time for the single Range Bin was a matter of a few seconds. Tanner Tools Pro, on the other hand, needed approximately 30 minutes to conduct the same simulation.

1. Underlying Mathematics

The output result for each range Bin can be calculated mathematically and then added to the result of a potential previous Range Bin.

Initially, an unsigned 5-bit representation of the phase of the signal leads to increments of 11.25° when the 360° of possible phase is divided by 32. The same is true for the incremented phase coefficient.

The gain is implemented through a gain shifter, essentially using a 4-bit control code to apply the gain multiple.

Table 1 shows the truth table for the gain shifter. The "Control code" corresponds to the decimal value of the unsigned 4-bit word applied to the gain input (Gain0 - Gain3). The "Multiplication factor" is the effective decimal value by which the input of the gain shifter is multiplied. The "Size of shift" gives the corresponding number of bits to the left by which the input is shifted. The "Sin/Cos wave resolution" gives the resolution in bits of the I and Q signals at the output of the gain shifter (Ref.[2]).

Control	Multiplication	Size of	Sin/Cos Wave			
Code	Factor	Shift	Resolution			
0	1	0	3			
1	2	1	4			
2	4	2	5			
3	8	3	6			
4	8	3	6			
5	16	4	7			
6	32	5	8			
7	64	6	8			
8	16	4	7			
9	32	5	8			
10	64	6	8			
11	128	7	8			
12	128	7	8			
13	256	8	8			
14	512	9	8			
15	1024	10	8			

Table 1. The Capabilities of the Gain Multiplier.

The output from the Single Range Bin Layout can be mathematically calculated as follows as an example:

$$I_{Out} = GAIN * Cos(DRFM + INC)$$

$$Q_{Out} = GAIN * Sin(DRFM + INC)$$

A quantized DRFM phase of 5 corresponds to 56.25°, a Phase Increment of 1 corresponds to 11.25° and a Gain code of 6 equals a multiplication by 32.

The following results can be calculated:

$$I_{Out} = 32 * Cos(56.25 + 11.25) = 12.25$$

$$Q_{Out} = 32 * Sin(56.25 + 11.25) = 29.56$$

These results are well in unison with the results for test vector five in the test result table following later.

The I and Q values are stored in a 16-bit, two's complement format, with a decimal point two positions in. Thus, the I and Q values range from approximately + 8200 to - 8200.

E. LAYOUT

The schematic design of the Single Rang Bin, Figure 35, is as follows:




Figure 35. Overview of the Range Bin Modulator Schematic (From.[2]).

F. CONTROL SIGNALS

A number of control signals and phase signals have to be instantiated with certain values at certain times in order to drive the simulation. The functions of these signals are as follows:

Use Range Bin (URB): when a logic one is present on the rising clock edge, the selected Range Bin Modulator operates normally. The result of the modulator is added to the result of the modulator of the immediate preceding range bin, and the sum is provided

to the next Range Bin Modulator in the chain. When a logic zero is present on the rising clock edge, the current modulator is not used for computation, and its output reflects only the value of the previous modulator in the chain, assuming that one is in use.

Phase Sample Valid (PSV): when a logic one is present on the rising clock edge, which is the normal case, the current modulator computes output values given its programming and the present DRFM phase. The result is added to the result of the previous modulator. When a logic zero is present on the rising clock edge, the result of the current modulator is forced to zero, and only the result of the previous modulator is applied to the output of the current modulator.

Output Data Valid In (ODVin): when a logic one is present on the rising clock edge, the Range Bin Modulator works normally. When a logic zero is applied, two outcomes may arise depending on the result of the current modulator computation. In the first case, if the result of the current modulator is valid, then it will be added to the result of the previous Range Bin Modulator and provided to the next one in the chain. In the second case, if the result of the current modulator is invalid, then the output register is forced to zero, and the "Output Data Valid Out" (ODVout) is set to zero as well.

Program Range Bin (PRB): a logic one makes the pre-load buffer registers on the gain inputs and the phase rotation inputs load the data.

Use New Programming (UNP): a logic one makes the gain and phase rotation registers load the data in the pre-load buffer registers.

Gain (Gain0-Gain3): an unsigned 4-bit representation of the control code used in order to implement the correct multiplication factor.

Phase Increment (Inc0-Inc4): an unsigned 5-bit representation of the 32 different pre set phase increments.

DRFM (DRFM0-DRFM4): an unsigned 5-bit representation of the 32 different signal phase values.

G. DRIVER INPUT METHODOLOGY AND EXPECTED OUTPUT

The design of the Range Bin Modulator operates on the rising edge of a clock cycle. The following algorithm was developed in order to ensure a correct sequence of initialization of registers.

H. TEST ALGORITHM:

At same time:

Set Phase Inc to desired value for Rbi

Set Gain to desired value for Rbi

Set Use Range Bin to "1"

Set Phase Sample Valid to "0"

Set Operate/Main to "1"

Set Program Range Bin to "1"

Clock, rising edge = 1 ms at 500MHz

At same time:

Set Use New Programming ="1"

Set Phase Sample Valid ="1"

Set Program Range Bin to "0"

All else don't care

Clock, rising edge = 3 ms at 500 MHz

At same time:

Set Use New Programming ="0"

Set Use Range Bin ="0"

Set phase sample from DRFM to desired value

All else don't care

Clock, rising edge = 5ms at 500MHz

At same time:

Change phase sample from DRFM all other signal the same

Clock

Repeat

Continue until last phase sample

After last phase sample at same time:

Phase sample valid ="0"

Phase sample from DRFM don't care

Clock

As long as ODVout is "1", IS and QS (The output from I and Q) are valid.

Continue to check until ODVout ="0"

ODV out goes low after 4 +n(#of range bins) clocks after last edge that loads valid DRFM sample into top of RB.

I in and Q in to next RB ="0"

I. TEST AND RESULTS

After initial tests, the VHDL design was verified using 31 different test vectors. The result was compared with results generated in Matlab by another researcher and the results obtained when simulating with T-Spice (Ref.[2]).

DRFM	INC	GAIN	Matlab Result		T-S _l Res		VHDL Result		
phase	angle	code	Iout	Qout	Iout	Qout	Iout	Qout	
1	1	1	1.8	0.8	1.75	0.75	1.75	0.75	
2	2	2	2.8	2.8	2.75	2.75	2.75	2.75	
3	3	3	3.1	7.3	3.0	7.25	3.0	7.25	
4	2	5	6.1	14.6	6.0	14.5	6.0	14.5	
5	1	6	12.3	29.3	12.25	29.25	12.25	29.25	
6	0	7	24.5	58.5	24.5	58.5	24.4	58.5	
7	1	11	0	127	0	127	0	127	
8	2	13	-98	234	-98	234	-98	234	
9	3	14	-360	360	-360	360	-360	360	
10	2	15	-720	720	-720	720	-720	720	
11	1	0	-0.7	0.7	-0.75	0.5	-0.75	0.5	
12	0	1	-1.4	1.4	-1.5	1.3	-1.5	1.25	
13	1	2	-3.7	1.5	-3.75	1.5	-3.75	1.5	
14	2	3	-7.9	0	-8	0	-8	0	
15	3	5	-14.6	-6.1	-14.75	-6.3	-14.75	-6.25	
16	2	6	-29.3	-12.3	-29.25	-12.3	-29.25	-12.25	
17	1	7	-58.5	-24.5	-58.5	-24.5	-58.5	-24.5	
18	0	11	-117	-49	-117	-49	-117	-49	
19	1	13	-180	-180	-180	-180	-180	-180	
20	2	14	-196	-468	-196	-468	-196	-468	
21	3	15	0	-1016	0	-1016	0	-1016	
22	2	0	0	-1	0	-1	0	-1	
23	1	1	0	-2	0	-2	0	-2	
24	0	2	0	-4	0	-4	0	-4	
25	1	3	3.1	-7.3	3	-7.5	3	-7.5	
26	2	5	11.3	-11.3	11.25	-11.3	11.25	-11.25	
27	3	6	29.3	-12.3	29.25	-12.3	29.25	-12.25	
28	2	7	58.5	-24.5	58.5	-24.5	58.5	-24.5	
29	1	11	117	-49	117	-49	117	-49	
30	0	13	234	-98	234	-98	234	-98	
31	1	14	508	0	508	0	508	0	

Table 2. Test Vectors and Results.

Marginal differences due to rounding implementations can be observed between the Matlab results and the two simulated results in Table 2.

J. VERIFICATION OF 8 RANGE-BIN MODULATOR

The 8 Range-bin modulator was, as the single range-bin, created schematically in S-Edit by another project researcher. The schematic was then exported as a VHDL file. A new VHDL design was created and the necessary amendments to the design were implemented.

Verification was initially obtained by simple handcrafted vectors based on the 31 vectors used for verification of the single range-bin modulator. Later, Matlab created vectors were used.

The initial values of I and Q were yet again set to zero and the effect and expected values of the control signals were verified.

1. Underlying Mathematics

The mathematics for a multiple range bin modulator works the same way as a single range-bin modulator. The output result is the result of a correlation like summation of all the range-bins. The first valid output equals the value of the first DRFM phase value affected by the programming of the last range-bin. Subsequently, the second valid output is a summation of the second DRFM value passing through the last range bin and the first DRFM value passing through the second to last range bin, and so on until there is no more phase data.

In the case of an 8 Range-bin modulator, at least eight DRFM phase values are needed to fill up the system and influence the output. An overview of the system is shown in Table 3.

RB 0	RB 1	RB 2	RB 3	RB 4	RB 5	RB 6	RB 7	Sum
Phase 1	Phase 2	Phase 3	Phase 4	Phase 5	Phase 6	Phase 7	Phase 8	Output 8
	Phase 1	Phase 2	Phase 3	Phase 4	Phase 5	Phase 6	Phase 7	Output 7
		Phase 1	Phase 2	Phase 3	Phase 4	Phase 5	Phase 6	Output 6
			Phase 1	Phase 2	Phase 3	Phase 4	Phase 5	Output 5
				Phase 1	Phase 2	Phase 3	Phase 4	Output 4
					Phase 1	Phase 2	Phase 3	Output 3
						Phase 1	Phase 2	Output 2
							Phase 1	Output 1

Table 3. Overview of Expected Results after Eight DRFM Phase Values.

A valid output value can be expected from the last range-bin as long as phase values are being fed to the system.

2. Layout

The 8 range-bin modulator consists of eight identical single range-bin modulators fed in parallel. In addition, extra control signals have been added in order to enable programming of the individual range-bins. Figure 36 depicts the eight different range-bin entities and the control signals. It should be viewed from left to right where all the signals entering the system are applied to the left and the results can be viewed exiting the last range-bin to the right.




Figure 36. VHDL Block Diagram of the 8 Range Bin Modulator.

3. Additional Control Signals

New control signals were developed in order to program multiple range-bins. A block containing a 3 bit binary signal was created to choose from range-bin 0 to range-bin 7 and enable the signal. The output from this block is connected to the Program Range Bin port of the individual range-bins.

Enable : a logic one activates the block in order to transfer data from the block to the individual range-bins.

RBinSelect0—2: steers the programming to the correct range-bin

4. Driver Input and Test Algorithm

The algorithm used to verify a multiple range bin design builds on the one used for the single range-bin. However, the number of range-bins determines the **ODVout** signal, which is one of the more interesting in order to verify correctness. The algorithm below depicts implementation of an 8 range-bin modulator using a clock speed of 500 MHz

a. Test Algorithm

At same time:

Set Phase Inc to desired value for Rb-7

Set Gain to desired value for Rb-7

Set Enable to "1"

Set RbinSelect0 to "1"

Set RbinSelect1 to "1"

Set RbinSelect2 to "1"

Set Phase sample valid to "0"

Set Use new programming ="0"

Set Operate/Main to "1"

ODVin to ="0"

At same time:

Set Phase Inc to desired value for Rb-6

Set Gain to desired value for Rb-6

Set RbinSelect0 to "0"

Set RbinSelect1 to "1"

Set RbinSelect2 to "1"

All else the same

Clock rising edge

3 ms at 500MHz

---Repeat until all Range-bins are programmed, last one is:

At same time:

Set Phase Inc to desired value for Rb-0

Set Gain to desired value for Rb-0

Set RbinSelect0 to "0"

Set RbinSelect1 to "0"

Set RbinSelect2 to "0"

All else the same

Clock rising edge

15 ms at 500MHz

At same time:

Set Enable to "0"

Set Use new programming ="1"					
Phase sample valid still ="0"					
All else don't care					
Clock rising edge	17 ms at 500MHz				
At same time:					
At same time:					
Set Use new programming ="0"					
Set Phase sample valid ="1"					
Operate/Main still "1"					
Set first phase sample from DRFM to desire	ed value				
All else don't care					
Clock rising edge	19 ms at 500MHz				
At same time:					
Change phase sample from DRFM all other	signal the same				
Clock					
Repeat until last valid phase sample, this example has 10 valid samples.					
Clock rising edge	37 ms at 500MHz				

After last phase sample at same time:

Phase sample valid ="0"

Phase sample from DRFM don't care

Clock rising edge

39 ms at 500MHz

Continue to check until ODVout from Rb-7 ="0"

4 clocks after 1st valid DRFM data is clocked into top of all RB

ODV out from RB-7 goes high, i.e. at 27 ms ODVout ="1"

ODV out goes low after 4 +n(#of range bins) clocks after last edge that loads valid DRFM sample into top of RB.

ODV out from RB-7 goes low after (37 + 4*2+8*2ms) = >

ODVout ="0" at 61 ms

Figure 37 presents a waveform window from Active HDL where these numbers can be verified. In this case, the virtual bus VBUS3 represents the DRFM phase, VBUS4 is the Gain coefficient, and VBUS5 is the Phase increment coefficient.

Furthermore, the first VBUS0 is the range-bin being programmed and the second VBUS0 is I_{out} , Q_{out} is represented by VBUS2.

The first and second window overlaps and depicts the signal values from 0ms to 80ms.




Figure 37. Waveform Window for an 8 Range-Bin Modulator.

As can be seen in the circles, the implementation of UNP and PSV results in an ODVout valid for the expected period of time.

 I_{out} and Q_{out} can be viewed at the bottom of the window. In this situation, the 8^{th} through the 10^{th} output sample represents values from all range-bins. After the 10^{th} output, the value tapers down to zero when the sample no longer is valid.

5. Tests and Results

Four lengthy Matlab generated vectors were used to verify the 8 range-bin modulator. To exemplify the input and expected output, the following values were generated for two of these. Using the first 10 phase samples from each vector the programming of the 8 range-bin modulator was made with the values in Tables 4 and 6.

a. Vector 8AProgramming of range-bins:

Rb#	Multiplication	Gain	Phase
	Factor	Code	Increment
Rb 7	256	13	0
Rb 6	512	14	0
Rb 5	512	14	0
Rb 4	1024	15	0
Rb 3	512	14	0
Rb 2	1024	15	0
Rb 1	256	13	0
Rb 0	256	13	0

Table 4. Programming of Vector 8A.

Matlab describes the results as an imaginary number. The results after the first 10 DRFM samples of Vectors 8A and 8B are shown in Tables 5 and 7 respectively.

Sample	DRFM	Matlab result	I _{Out}	Q _{out}
	Phase			
1	31	250-50j	250	-50
2	31	750-150j	750	-150
3	31	1250-250j	1250	-250
4	31	2250-450j	2250	-450
5	31	2750-550j	2750	-550
6	31	3750-750j	3750	-750
7	31	4000-800j	4000	-800
8	30	4234-898j	4234	-898
9	30	4202-994j	4202	-994
10	30	4170-1090j	4170	-1090

Table 5. Result of Vector 8A.

The results of Table 5 can be viewed in Figure 37. Given the fact that it is a form of correlation, it becomes tedious to verify by hand. However, sample one should provide a result for I of Cos 348.75* 256 which is equal to 251.1, and Q should be Sin 348.75*256 which is equal to -49.9. After sample two, the calculation would be: for I (Cos 348.75*256) + (Cos 348.75*512) = 753.2 and for Q: (Sin 348.75*256) + (Sin 348.75*512) = -149.8. As in the case with the single range-bin, the lack of fidelity of the 16-bit adder representation creates rounding errors that account for minor differences.

b. Vector 8BProgramming of range-bins:

Rb#	Multiplication	Gain	Phase
	Factor	Code	Increment
Rb 7	256	13	28
Rb 6	256	13	26
Rb 5	256	13	22
Rb 4	256	13	16
Rb 3	512	14	16
Rb 2	256	13	13
Rb 1	256	13	16
Rb 0	256	13	15

Table 6. Programming Vector 8B.

Sample	DRFM	Matlab Result	I_{Out}	Q _{out}
	Phase			
1	0	180-180j	180	-180
2	31	240-446j	240	-446
3	31	94-690j	94	-696
4	31	-204-674j	-204	-674
5	31	-708-624j	-708	-624
6	31	-912-382j	-912	-382
7	31	-1134-344j	-1134	-344
8	30	-1424-266j	-1424	-266
9	30	-1458-222j	-1458	-222
10	30	-1496-190j	-1496	-190

Table 7. Result of Vector 8B.

Name	Value	Sti	1 28	· · · 30	i i i 32	i i i 3,4	i i i 3j6	i i i 38	· i · 40	i i i 42	o i o 4,4	1 46	+ 1
► CLK	0	Clo											
OutPadIS0	0												
 OutPadIS1 	0												
⊞ VBUS3	0		(180	240	(94	X-204	X-708	X-912	X-1134	X-1424	X-1458	X-1496	X-15
 OutPadISOV 	0												
 OutPadQS0 	0												
OutPadQS1	0												
	0		X-180	X-446	X-696	X-674	X-62 4	X-382	X-344	X-266	X-222	X-190	(92
 OutPadQSOV 	0												

Figure 38. Result as it Appears on the Wave Form Window for Vector 8B. VBUS3 is I_{out} and VBUS4 is Q_{out} .

Figure 38 shows the Waveform window during verification of Vector 8B. The output signals have been combined into buses and converted into decimal notation for easier reading.

V. VERIFICATION OF 32 RANGE-BIN MODULATOR

A. CREATION OF 32 RANGE-BIN MODULATOR

The 32 Range-bin modulator was created by software. It was programmed in VHDL using the Active-HDL text editor. The 32 Range-bin modulator is a super class consisting of four 8 Range-bin modulators with the I and Q signals connected in series and the programming and control signals connected in parallel. Verification of the 32 Range-bin modulator again had to be conducted using Matlab generated vectors.

As an early proof of concept, a 2 Range-bin modulator was programmed using the Single Range-bin modulator as a building block. This entity was tested using a combination of the initial test vectors and the result was deemed satisfactory.

The different codes used to create and test the 32 range-bin modulator can be viewed in Appendix F.

1. Underlying Mathematics

The same effect of the individual single Range-bins can be observed in the 32 Range-bin modulator as in the case with the 8 Range-bin modulator. The difference is that 32 phase samples are needed instead of eight in order to fill the system. As in the 8 Range-bin case, the output is an added correlation of the 32 Range-bins where the sum is read after the last range bin. See Table 3.

2. Layout

Figure 39 displays the layout of the 32 Range-bin modulator. The tool, from the VHDL code produced, automatically created the block diagram. Global signals, or signals that are fed in parallel to all the range bins, are depicted without connecting wires.




Figure 39. VHDL Block Diagram of the 32 Range–Bin Modulator.

3. Additional Control Signals

In order to program each individual range-bin, the Enable signal had to be split into Enable 1—4 and the RBinSelect0—2 was divided into RB_81_inSelect0—2 to RB 84inSelect0—2.

4. Driver Input and Test Algorithm

In order to verify the 32 Range-bin modulator, the algorithm described in IV.J.4.a will be used. The only difference to the original algorithm is the expectations on **ODVout.** Since the four different modules of 8 Range-bins are fed with phase values in parallel, ODVout from the last range bin will go low after 4 (due to the single Range bin) + 8 (due to the 8 Range-bin module) clock cycles after the last loaded valid phase sample.

B. IMPLEMENTATION OF TEST CASES

Matlab was used to produce the 32 Range-bin, 32 pulse false target in Figure 40. Four of these pulses were singled out during the verification effort: the first and the last and the only two pulses generating adder overflow (Ref.[13]). In the next section, two of those pulses will be presented in vector form.

Matlab generated the following images and output signals utilizing 32 range-bins.




Figure 40. Matlab Created False Target, Input Template (Left) and ISAR Image (Right).

C. SIMULATION AND VERIFICATION

1. Programming of Vector 32A

Programming of range-bins:

Rb#	Multiplication	Gain	Phase
	Factor	Code	Increment
Rb 31	128	11	0
Rb 30	128	11	0
Rb 29	128	11	0
Rb 28	256	13	0
Rb 27	256	13	0
Rb 26	256	13	0
Rb 25	128	11	0
Rb 24	128	11	0
Rb 23	1024	15	0
Rb 22	256	13	0
Rb 21	256	13	0
Rb 20	512	14	0
Rb 19	512	14	0
Rb 18	512	14	0
Rb 17	512	14	0
Rb 16	512	14	0
Rb 15	512	14	0
Rb 14	512	14	0
Rb 13	512	14	0
Rb 12	256	13	0
Rb 11	256	13	0
Rb 10	128	11	0
Rb 09	128	11	0
Rb 08	256	13	0
Rb 07	1024	15	0
Rb 06	128	11	0
Rb 05	256	13	0
Rb 04	128	11	0
Rb 03	128	11	0
Rb 02	256	13	0
Rb 01	128	11	0
Rb 00	128	11	0

Table 8. Programming of Vector 32A.

2. Result of Vector 32A

Sample	DRFM Phase	Matlab Result	VHDL	VHDL
1			I_{Out}	Q _{out}
1	0	127+0j	127	0
2	0	254+0j	254	0
3	0	381+0j	381	0
4	0	635+0j	635	0
5	0	889+0j	889	0
6	0	1143+0j	1143	0
7	0	1270+0j	1270	0
8	1	1395+25j	1395	25
9	1	2409+50j	2409	50
10	1	2661+75j	2661	75
11	1	2911+125j	2911	125
12	2	3407+199j	3407	199
13	2	3903+273j	3903	273
14	3	4390+344j	4390	344
15	3	4869+439j	4869	439
16	4	5318+728j	5318	728
17	4	5768+889j	5768	889
18	5	6207+1042j	6207	1042
19	5	6626+1264j	6626	1264
20	6	6742+1643j	6742	1643
21	7	6827+1902j	6827	1902
22	7	6742+2296j	6742	2296
23	8	6660+2619j	6660	2619
24	9	6563+3065j	6563	3065
25	10	7278+3433j	7278	3433
26	10	6968+3904j	6968	3904
27	11	6848+4246j	6848	4246
28	12	6404+4641j	6404	4641
29	13	5897+5012j	5897	5012
30	14	5653+5304j	5653	5304
31	15	5074+5577j	5074	5577
32	16	4392+5946j	4392	5946
33	17	3622+5992j	3622	5992
34	18	2963+6083j	2963	6083
35	19	2162+6004j	2162	6004
36	20	1293+5985j	1293	5985
37	21	558+5741j	558	5741
38	23	-215+5550j	-215	5550
39	24	845+5098j	-845	5098
40	25	-1494+4682j	-1494	4682
41	26	-1962+4082j	-1962	4082
42	28	-2400+3539j	-2400	3539
43	29	-2625+2879j	-2625	2879
44	30	-2894+2275j	-2894	2275
45	0	-3046+1679j	-3046	1679
46	1	-2763+990i	-2763	990
47	3	-2739+478i	-2739	478
48	4	-2585-27j	-2585	-27
49	6	-2355-454j	-2355	-454
50	7	-1791-623j	-1791	-623
	<u> </u>	· · · · J	1	

Table 9. Result of Vector 32A.

The vector in Table 9 represents a straight forward approach where no overflow was expected nor detected. Programming the range bins is slightly easier and less time consuming when the phase increment values are set to zero.

By running the vector 50 samples deep, filled range bins throughout the design were achieved. Table 9 represents the results of the verification in tabular form while Figure 41 depics part of the Waveform window.




Figure 41. Portion of the Wave Form Editor Displaying the Initial I (Blue) and Q (Red) Values for Vector 32A.

3. Programming of Vector 32B

As is shown in Table 10 Vector 32B uses the same gain, i.e., the same multiplication as 32A. However, the addition of a phase increment creates an overflow in some of the range bins after a certain amount of phase samples.

Programming of range-bins:

Rb#	Multiplication	Gain	Phase
	Factor	Code	Increment
Rb 31	128	11	0
Rb 30	128	11	0
Rb 29	128	11	1
Rb 28	256	13	1
Rb 27	256	13	2
Rb 26	256	13	1
Rb 25	128	11	1
Rb 24	128	11	2
Rb 23	1024	15	5
Rb 22	256	13	2
Rb 21	256	13	3
Rb 20	512	14	5
Rb 19	512	14	4
Rb 18	512	14	5
Rb 17	512	14	5
Rb 16	512	14	6
Rb 15	512	14	6
Rb 14	512	14	6
Rb 13	512	14	6
Rb 12	256	13	6
Rb 11	256	13	6
Rb 10	128	11	5
Rb 09	128	11	6
Rb 08	256	13	6
Rb 07	1024	15	10
Rb 06	128	11	6
Rb 05	256	13	8
Rb 04	128	11	7
Rb 03	128	11	7
Rb 02	256	13	8
Rb 01	128	11	8
Rb 00	128	11	8

Table 10. Programming of Vector 32B.

4. Result of Vector 32B

Sample	DRFM Phase	Matlab Result	I_{Out}	Q _{out}
1	0	127+0j	127	0
2	0	254+0j	254	0
3	0	379+25j	379	25
4	0	629+75j	629	75
5	0	863+173j	863	173
6	0	1113+223j	1113	223
7	0	1238+248j	1238	248
8	1	1353+322j	1353	322
9	1	1919+1195j	1919	1195
10	1	2145+1317j	2145	1317
11	1	2341+1507j	2341	1507
12	2	2595+1999j	2595	1999
13	2	2931+2431j	2931	2431
14	3	3185+2923j	3185	2923
15	3	3425+3435j	3425	3435
16	4	3381+4067j	3381	4067
17	4	3485+4680j	3485	4680
18	5	3562+5272j	3562	5272
19	5	3565+5889i	3565	5889
20	6	3291+6314j	3291	6314
21	7	3122+6719j	3122	6719
22	7	2752+6965j	2752	6965
23	8	2407+7231j	2407	7231
24	9	1905+7566j	1905	7566
25	10	981-7780j	981	-7780
26	10	330-7623j	330	-7623
27	11	-256-7379j	-256	-7379
28	12	-1009-7375j	-1009	-7375
29	13	-1769-7504j	-1769	-7504
30	14	-2466-7396j	-2466	-7396
31	15	-3258-7699j	-3258	-7699
32	16	-4203+8159j	-4203	8159
33	17	-4898+7546j	-4898	7546
34	18	-5561+6960j	-5561	6960
35	19	-6120+6128j	-6120	6128
36	20	-6724+5057j	-6724	5057
37	21	-7095+4113j	-7095	4113
38	23	-7408+2904j	-7408	2904
39	24	-74621850j	-7462	1850
40	25	-7378+625j	-7378	625
41	26	-7106-428j	-7106	-428
42	28	-6655-1567j	-6655	-1567
43	29	-6050-2439j	-6050	-2439
44	30	-5317-3364j	-5317	-3364
45	0	-4422-4096j	-4422	-4096
46	1	-3356-4371j	-3356	-4371
47	3	-2318-4770j	-2318	-4770
48	4	-4770-4881j	-4770	-4881
49	6	-230-4776j	-230	-4776
50	7	562-4206j	562	-4206

Table 11. Result of Vector 32B.

Through the Matlab simulation, an overflow after sample 25 through 31 was expected. A result easily detected in Table 11 above and viewed on the waveform editor shown in Figure 42.




Figure 42. Portion of the Wave Form Editor Displaying I (Blue) and Q (Red) After Sample 25-31 and the Subsequent Overflow—OutpadQSOV (Green).

Equally successful results were obtained running the rest of the test vectors. A 100% correspondence with the expected, Matlab generated, results was obtained.

THIS PAGE INTENTIONALLY LEFT BLANK

VI. SUMMARY, CONCLUSION AND RECOMMENDATION

A. SUMMARY AND CONCLUSION

The main purpose of the research for this thesis was to find a method to perform simulations to verify hardware design. It has been clearly demonstrated that VHDL is a good choice of a language to model the design in order to save simulation time. Using VHDL and Active-HDL during the simulation and verification process saved several orders of magnitude of time.

Second, it has been shown that the VHDL version of the design acts as the original Tanner Tools Pro design. However, a few steps have to be remembered. When exporting the design, for instance, an attempt was made to implement bi-directional ports but unidirectional ports had to be used. Another discovery was that VHDL did not accept network output ports connected to inputs of other logic gates within the module. Such cases needed to be buffered by two inverters in series.

Third, VHDL was a good choice to create "super classes" with more Range-bin modulators than existed in the exported design. Thus, it was possible to verify the logic of a larger design. In this thesis, a design of 32 Range-bins has been verified. Two additional super classes of 128 and 512 Range-bins have also been programmed but not yet tested.

Fourth, using a functional white box approach to verify the design was successful. The algorithm developed in combination with Matlab vectors for the larger designs proved to be a good combination.

B. RECOMMENDATION

VHDL can be used in the future work of this project. The current 128 and 512 Range-bin designs can be verified to confirm their logic as well. New VHDL designs can easily be constructed when a new hardware design is created.

VHDL can also be used more actively, given time and resources. Currently, the different researchers doing the hardware design have named the same entity with different names. For instance, several inverters and other logic gates possess the same

functionality but with different names. This leads to Active-HDL generating "spaghetti code". With an early-implemented naming convention, this can be avoided. Adding a synthesizer, from a chip vendor, to Active-HDL, would make it possible for the project to use the VHDL design as a basis for manufacturing.

Increased cooperation with input from the Software Engineering Program, in a project such as this, could lead to opportunities to apply model checking or other software verification methodologies.

APPENDIX A. VHDL IMPLEMENTATION TUTORIAL

The purpose of this tutorial is to acquaint the reader with the methods involved in creating a VHDL design from an externally generated source file. It also reiterates the steps involved in library updates, naming conventions and behavior descriptions.

A. CREATING A NEW DESIGN

In this tutorial a VHDL design will be created using an externally generated source file.

1. Start Active-HDL. When the **Getting Started** dialog opens, select **Create new design**, click OK, Figure 43.




Figure 43. Getting Started Window in Active-HDL.

2. In the **New Design Wizard** first window, choose **Add existing resource** file, click **Next**, Figure 44.




Figure 44. New Design Window in Active-HDL.

3. In the **New Design Wizard** second window Figure 45, click **Add files.**




Figure 45. New Design Window in Active-HDL.

4. Find the appropriate file, Figure 46. Double click or select and click **Add.**




Figure 46. Find File Window in Active-HDL.

5. If file is correct click **Add Files**, shown in Figure 47.




Figure 47. Chosen File in Active-HDL.

6. In the next window, Figure 48, make sure **HDL** is the Block Diagram Configuration. If other implementation tools are in use, check appropriate ones. In this tutorial, the default settings should be correct, click **Next.**




Figure 48. Configuration of Active-HDL.

7. The new design is displayed with its address in Figure 49.




Figure 49. File Information in Active-HDL.

8. Specifications for the new design: make sure **Compile source files after creation** is checked in Figure 50. Click **Finish.**




Figure 50. Design Specifications in Active-HDL.

- 9. At this point, the new design is launched. Note that the source file is compiled but that it contains errors. The errors in this example stem from three different sources:
 - Lack of Library addition to each entity
 - Lack of behavioral implementation to applicable entities
 - Faulty component names

Depending on the file size, the errors may be more or less frequent. Each incorrect programming may also lead to more than one specific error.

Figure 51 will address these errors.




Figure 51. Active-HDL Design Launched from External Source File. Initial Errors According to Previous Page.

10. After all errors have been corrected, the file compiles correctly and it is now possible to open waveforms or create block diagrams.

APPENDIX B. TEST BENCH GENERATION TUTORIAL

In order to more easily test specific input signals, a test bench should be created. Usually, the user performs the functional simulation and defines test vectors required to verify operation of the design before generating a test bench. This tutorial will use a saved waveform file to generate the test bench, and then perform the functional simulation using the test bench macro.

After creating a waveform, running a simulation and saving the waveform:

1. Right-click the top-level design entity shown in Figure 52, and then choose **Generate Test Bench** from the shortcut menu to start the **Test Bench Wizard**.




Figure 52. Test Bench Generation in Active-HDL.

2. For most purposes, select **Single Process** and click next in Figure 53.




Figure 53. Test Bench Generation in Active-HDL.

3. Chose **Test vectors from file**, click **Browse** in Figure 54.



Figure 54. Test Bench Generation in Active-HDL.

4. Chose appropriate, saved waveform in Figure 55, click **Open.**




Figure 55. Test Bench Generation in Active-HDL.

5. Click, **Next** in Figure 56.




Figure 56. Test Bench Generation in Active-HDL.

6. Edit name or use default in Figure 57, click, **Next.**




Figure 57. Test Bench Generation in Active-HDL.

7. Click **Finish** in Figure 58.



Figure 58. Test Bench Generation in Active-HDL.

8. The testbench is now complete and its file icon is shown in Figure 59.



Figure 59. Test Bench Generation in Active-HDL.

Changes in the test bench are implemented in the test bench file. Initially, it will resemble the waveform used during generation, but it can be manually changed and executed again and again. Each time a new wave form is created it can be saved for future reference. The test bench is run by executing its macro.

THIS PAGE INTENTIONALLY LEFT BLANK

APPENDIX C. TOP-LEVEL VHDL CODE FOR A 1-BIT ADDER

```
end component;
        -- Title :
        -- Design : Rangebin1
                                                                --- Signal declarations used on the
        -- Author
                   : Hakan Bergon
                                                       diagram ----
        -- Company : NPS
                                                                signal N1: std logic;
                                                                signal N16: std logic;
        -- File
                                                                signal N17: std_logic;
c:\My Designs\Rangebin1\compile\DJF 1BitAd
                                                                signal N2: std logic;
                                                                signal N20: std logic;
der.vhd
        -- Generated : Mon May 20 16:38:22
2002
                                                                begin
             From
c:\My Designs\Rangebin1\src\DJF_1BitAdder.b
                                                                ---- Component instantiations ----
                                                                DJF Buffer 1: DJF Buffer
                   : Bde2Vhdl ver. 2.01
                                                                 port map(
                                                                    BufIn \Rightarrow N2,
                                                                    BufOut \Rightarrow S);
        -- Description :
                                                                \DJF Inv-1x 1\: DJF Inv 1x
        -- Design unit header --
        LIBRARY IEEE;
                                                                 port map(
                                                                    \ln = Ci.
        USE IEEE.std logic 1164.all;
                                                                    \langle Out \rangle => N17);
        entity DJF 1BitAdder is
         port(
                                                                \DJF Inv-1x 2\: DJF Inv 1x
            A: in std logic;
                                                                 port map(
            B: in std logic;
                                                                    \ln > N20
            Ci: in std logic;
                                                                    \langle Out \rangle => N16);
            \~A\: in std_logic;
            \B : in std logic;
                                                                \DJF Inv-1x 3\: DJF Inv 1x
            S: out std logic);
                                                                 port map(
        end DJF_1BitAdder;
                                                                    \ln > N1
                                                                    \langle Out \rangle => N20;
        architecture
                           structural
                                             of
DJF 1BitAdder is
                                                                \DJF PassGate-1x 1\:
                                                       DJF PassGate 1x
        ---- Component declarations -----
        component DJF Buffer
                                                                 port map(
         port (
                                                                    Con => N17,
            BufIn: in STD LOGIC;
                                                                    ConNot => Ci,
            BufOut: out STD LOGIC);
                                                                    \ln > N20,
        end component;
                                                                    \langle Out \rangle => N2);
        component DJF Inv 1x
         port (
                                                                \DJF PassGate-1x 2\:
            \In\: in STD LOGIC;
                                                        DJF PassGate 1x
            \Out\: out STD LOGIC);
                                                                 port map(
        end component;
                                                                    Con => Ci
                                                                    ConNot => N17,
        component DJF PassGate 1x
                                                                    \ln > N16
                                                                    \langle Out \rangle => N2);
         port (
            Con: in STD LOGIC;
            ConNot: in STD LOGIC;
                                                                \DJF PassGate-1x 3\:
            \In\: in STD LOGIC;
                                                       DJF PassGate 1x
            \Out\: out STD LOGIC);
                                                                 port map(
```

APPENDIX D. VHDL CODE FOR THE SINGLE RANGE BIN

A. TOP LEVEL VHDL CODE

	101 22 (22 (112 2 0 0 2 2	
		I5 : in std logic;
	Title :	I6 : in std logic;
	Design : Rangebin1	I7 : in std_logic;
	Author : Hakan Bergon	I8 : in std_logic;
	Company : NPS	I9 : in std_logic;
		IOV : in std_logic;
		Inc0 : in std_logic;
		Inc1 : in std_logic;
	File:	Inc2: in std logic;
c:\My	Designs\Rangebin1\compile\CG RangeB	Inc3: in std logic;
	ılator.vhd	Inc4: in std logic;
	Generated: Mon May 20 16:39:08	ODVin : in std logic;
2002	20 10.57.00	Oper: in std logic;
2002	From:	PRB : in std_logic;
o.\M	Designs\Rangebin1\src\CG RangeBinMo	
		PSV : in std_logic;
dulator.		Q0 : in std_logic;
	By: Bde2Vhdl ver. 2.01	Q1 : in std_logic;
		Q10 : in std_logic;
		Q11 : in std_logic;
		Q12 : in std_logic;
	Description :	Q13 : in std_logic;
	<u></u>	Q14: in std logic;
		Q15 : in std logic;
	Design unit header	Q2 : in std logic;
	LIBRARY IEEE;	Q3 : in std logic;
	USE IEEE.std logic 1164.all;	Q4 : in std_logic;
	OSE IEEE.std_logic_1104.all,	Q4 : in std_logic; Q5 : in std_logic;
	entity CG RangeBinModulator is	Q6 : in std logic;
	port(Q7 : in std logic;
	CLK : in std_logic;	Q8 : in std_logic;
	DRFM0 : in std_logic;	Q9 : in std_logic;
	DRFM1 : in std_logic;	QOV : in std_logic;
	DRFM2 : in std_logic;	UNP : in std_logic;
	DRFM3: in std_logic;	URB : in std_logic;
	DRFM4 : in std_logic;	\~I0\ : in std_logic;
	Gain0 : in std_logic;	\~I10\ : in std_logic;
	Gain1 : in std_logic;	\sim I11\: in std_logic;
	Gain2 : in std_logic;	\~I12\ : in std_logic;
	Gain3: in std_logic;	\sim I13 \setminus : in std logic;
	I0: in std logic;	\~I14\ : in std logic;
	I1 : in std logic;	\~I15\ : in std logic;
	I10 : in std logic;	\~I1\: in std logic;
	II1 : in std_logic;	\~I2\: in std logic;
	I12 : in std_logic;	\~I3\: in std_logic;
	I13 : in std_logic;	\~I4\: in std_logic;
	I14 : in std_logic;	
	_ 0 /	\~I5\: in std_logic;
	I15 : in std_logic;	\~I6\ : in std_logic;
	I2 : in std_logic;	\sim I7\: in std_logic;
	I3: in std_logic;	\~I8\ : in std_logic;
	I4 : in std_logic;	\~I9\ : in std_logic;

```
\~Q0\: in std logic;
                                                           \~IS14\: out std logic;
\simO10\: in std logic;
                                                           \simIS15\setminus: out std logic;
\Q11\: in std logic;
                                                           \simIS1\setminus: out std logic:
\simQ12\setminus: in std logic;
                                                           \~IS2\ : out std logic;
\simO13\: in std logic;
                                                           \simIS3\setminus: out std logic;
\simQ14\: in std logic;
                                                           \~IS4\: out std logic;
\simQ15\: in std logic;
                                                           \simIS5\setminus: out std logic;
\simQ1\: in std logic;
                                                           \~IS6\: out std logic;
\~Q2\: in std logic;
                                                           \~IS7\: out std logic;
\Q3: in std logic;
                                                           \~IS8\: out std logic;
\simQ4\: in std logic;
                                                           \~IS9\: out std logic;
\simQ5\: in std logic;
                                                           \~QS0\: out std logic;
                                                           \simQS10\setminus: out std logic;
\simQ6\: in std logic;
\simO7\: in std logic;
                                                           \simOS11\: out std logic:
\~Q8\: in std logic;
                                                           \simQS12\setminus: out std logic;
\simQ9\: in std logic;
                                                           \simQS13\setminus: out std logic;
IS0 : out std_logic;
                                                           \QS14: out std logic;
IS1: out std logic;
                                                           \simQS15\: out std logic;
IS10: out std logic;
                                                           \simQS1\: out std logic;
IS11: out std_logic;
                                                           \~QS2\: out std logic;
IS12: out std logic;
                                                           \simQS3\setminus: out std logic;
IS13: out std logic;
                                                           \simQS4\: out std logic;
IS14: out std logic;
                                                           \simQS5\: out std logic;
IS15: out std logic;
                                                           \~QS6\: out std logic;
                                                           \simOS7\setminus: out std logic:
IS2: out std logic:
IS3: out std logic;
                                                           \~QS8\: out std logic;
                                                           \~QS9\: out std logic
IS4: out std logic;
IS5: out std logic;
                                                        );
IS6: out std logic;
                                                       end CG RangeBinModulator;
IS7: out std logic;
IS8: out std logic;
                                                       architecture
                                                                           structural
                                                                                              of
IS9: out std logic;
                                             CG_RangeBinModulator is
ISOV: out std logic;
ODVout: out std logic;
                                                       ---- Component declarations -----
OS0: out std logic;
OS1: out std logic:
                                                       component CG 5bitAdder 1x
QS10: out std logic;
                                                        port (
QS11: out std logic;
                                                           A0: in STD LOGIC;
OS12: out std logic:
                                                           A1: in STD_LOGIC:
QS13: out std logic;
                                                           A2: in STD LOGIC;
QS14: out std logic;
                                                           A3: in STD LOGIC;
QS15: out std logic;
                                                           A4: in STD_LOGIC;
QS2: out std logic;
                                                           B0: in STD LOGIC;
QS3: out std logic;
                                                           B1: in STD LOGIC;
QS4: out std logic;
                                                           B2: in STD LOGIC;
QS5: out std logic;
                                                           B3: in STD LOGIC;
OS6: out std logic;
                                                           B4: in STD LOGIC:
OS7: out std_logic;
                                                           \~A0\: in STD LOGIC;
QS8: out std logic;
                                                           \simA1\: in STD LOGIC;
OS9: out std logic:
                                                           \simA2\: in STD LOGIC;
                                                           \~A3\: in STD LOGIC;
QSOV : out std logic;
\~IS0\: out std logic;
                                                           \~A4\: in STD LOGIC;
\~IS10\ : out std logic;
                                                           \~B0\: in STD LOGIC;
\~IS11\ : out std_logic;
                                                           \simB1\: in STD_LOGIC;
\~IS12\ : out std logic;
                                                           \~B2\ : in STD LOGIC;
\~IS13\: out std logic;
                                                           \~B3\: in STD LOGIC;
```

```
\~B4\: in STD LOGIC;
                                                   \~Q11\: out STD LOGIC;
   S0: out STD LOGIC;
                                                   \~Q12\: out STD LOGIC;
   S1: out STD LOGIC;
                                                   \simQ13\: out STD LOGIC;
   S2: out STD LOGIC;
                                                   \~Q14\: out STD LOGIC;
   S3: out STD LOGIC;
                                                   \simO15\: out STD LOGIC:
   S4: out STD LOGIC
                                                   \~Q16\: out STD LOGIC;
);
                                                   \~Q1\: out STD LOGIC;
end component;
                                                   \simQ2\: out STD LOGIC;
component CG Clock
                                                   \~Q3\: out STD LOGIC;
                                                   \~Q4\: out STD LOGIC;
port (
   CLK: in STD LOGIC;
                                                   \simQ5\: out STD LOGIC;
   CLK1: out STD LOGIC;
                                                   \~Q6\: out STD LOGIC;
   CLK2: out STD LOGIC
                                                   \simQ7\: out STD LOGIC;
                                                   \~Q8\: out STD LOGIC;
);
                                                   \~Q9\: out STD LOGIC
end component;
component CG DMSFFPGreg17 1x
                                                 );
 port (
                                                end component;
   CLK: in STD LOGIC;
                                                component CG DMSFFPGreg5 1x
   CLR: in STD LOGIC;
                                                 port (
   D0: in STD_LOGIC;
                                                   CLK: in STD LOGIC;
   D1: in STD LOGIC;
                                                   D0: in STD LOGIC;
   D10: in STD LOGIC;
                                                   D1: in STD LOGIC;
   D11: in STD LOGIC;
                                                   D2: in STD LOGIC;
                                                   D3: in STD LOGIC:
   D12: in STD LOGIC;
   D13: in STD LOGIC;
                                                   D4: in STD LOGIC;
   D14: in STD LOGIC;
                                                   LD: in STD LOGIC;
                                                   Q0: out STD LOGIC;
   D15: in STD LOGIC;
   D16: in STD LOGIC;
                                                   Q1: out STD LOGIC;
   D2: in STD LOGIC;
                                                   Q2: out STD LOGIC;
   D3: in STD LOGIC;
                                                   Q3: out STD LOGIC:
   D4: in STD LOGIC;
                                                   Q4: out STD LOGIC;
   D5: in STD LOGIC;
                                                   \simQ0\: out STD LOGIC;
   D6: in STD LOGIC;
                                                   \~Q1\: out STD LOGIC;
   D7: in STD LOGIC;
                                                   \~Q2\: out STD LOGIC;
   D8: in STD LOGIC;
                                                   \simQ3\: out STD LOGIC;
   D9: in STD_LOGIC:
                                                   \~Q4\ : out STD LOGIC
   LD: in STD LOGIC;
                                                 );
   Q0 : out STD LOGIC;
                                                end component;
   O1: out STD_LOGIC:
                                                component CG DMSFFPGreg8 1x
                                                 port (
   Q10: out STD LOGIC;
   Q11: out STD LOGIC;
                                                   CLK: in STD LOGIC;
   Q12: out STD LOGIC;
                                                   D0: in STD_LOGIC;
   Q13: out STD LOGIC;
                                                   D1: in STD LOGIC;
   Q14: out STD LOGIC;
                                                   D2: in STD LOGIC;
   Q15: out STD LOGIC;
                                                   D3: in STD LOGIC;
   Q16: out STD LOGIC;
                                                   D4: in STD LOGIC;
   O2: out STD LOGIC;
                                                   D5: in STD LOGIC;
                                                   D6: in STD_LOGIC;
   Q3: out STD LOGIC;
   Q4: out STD LOGIC;
                                                   D7: in STD LOGIC;
   O5: out STD LOGIC:
                                                   LD: in STD LOGIC:
   Q6: out STD LOGIC;
                                                   Q0: out STD LOGIC;
   Q7: out STD LOGIC;
                                                   Q1: out STD LOGIC;
   Q8: out STD LOGIC;
                                                   O2: out STD LOGIC;
   Q9: out STD_LOGIC;
                                                   Q3: out STD_LOGIC;
   \simQ0\: out STD LOGIC;
                                                   Q4 : out STD LOGIC;
   \~Q10\: out STD LOGIC;
                                                   Q5: out STD LOGIC;
```

```
Q6: out STD LOGIC;
                                                           \~Q9\: out STD LOGIC
          O7: out STD LOGIC;
                                                        );
          \~Q0\: out STD LOGIC;
                                                       end component;
          \~Q1\: out STD LOGIC;
                                                       component CG Gain Shifter 1x
          \simO2\: out STD LOGIC:
          \~Q3\: out STD LOGIC;
                                                           Gain0: in STD LOGIC;
          \~Q4\: out STD LOGIC;
                                                           Gain1: in STD LOGIC;
          \~Q5\: out STD LOGIC;
                                                           Gain2: in STD LOGIC;
          \~Q6\: out STD LOGIC;
                                                           Gain3: in STD LOGIC;
          \~Q7\: out STD LOGIC
                                                           I0 : in STD LOGIC;
                                                           I1: in STD LOGIC;
        );
                                                           I2: in STD LOGIC;
       end component;
       component
                                                           I3 : in STD LOGIC;
CG DMSFFPG CLRreg13 1x
                                                           I4: in STD LOGIC;
        port (
                                                           I5: in STD LOGIC;
          CLK: in STD LOGIC;
                                                           I6: in STD_LOGIC;
          CLR: in STD LOGIC;
                                                           I7: in STD LOGIC;
          D0: in STD LOGIC;
                                                           \~Gain0\: in STD LOGIC;
          D1: in STD LOGIC;
                                                           \~Gain1\: in STD LOGIC;
          D10: in STD LOGIC;
                                                           \~Gain2\: in STD_LOGIC;
          D11: in STD LOGIC;
                                                           \~Gain3\: in STD LOGIC;
          D12: in STD LOGIC;
                                                           O10: out STD LOGIC;
          D2: in STD LOGIC;
                                                           O11: out STD LOGIC;
                                                           O12: out STD LOGIC;
          D3: in STD LOGIC;
          D4: in STD LOGIC;
                                                           O13: out STD LOGIC;
          D5: in STD LOGIC;
                                                           O14: out STD LOGIC;
          D6: in STD LOGIC;
                                                           O15: out STD_LOGIC;
          D7: in STD LOGIC;
                                                           O16: out STD_LOGIC;
          D8: in STD LOGIC;
                                                           O17: out STD LOGIC;
          D9: in STD LOGIC;
                                                           O5: out STD LOGIC;
          LD: in STD LOGIC;
                                                           O6: out STD LOGIC;
          Q0: out STD LOGIC;
                                                           O7: out STD LOGIC;
          Q1: out STD LOGIC;
                                                           O8: out STD LOGIC;
          Q10: out STD LOGIC;
                                                           O9: out STD LOGIC
          O11: out STD LOGIC;
                                                        );
          O12: out STD_LOGIC:
                                                       end component:
          Q2 : out STD LOGIC;
                                                       component CG RangeBinControl
          Q3 : out STD LOGIC;
                                                        port (
          O4: out STD_LOGIC:
                                                           CLK: in STD_LOGIC:
          Q5: out STD LOGIC;
                                                           ODVin: in STD LOGIC;
          Q6: out STD LOGIC;
                                                           Oper: in STD LOGIC;
          Q7: out STD LOGIC;
                                                           PSV: in STD_LOGIC;
          Q8: out STD LOGIC;
                                                           URB: in STD LOGIC;
          Q9: out STD LOGIC;
                                                           CLR13: out STD LOGIC;
          \~Q0\: out STD LOGIC;
                                                           CLR17: out STD LOGIC;
          \~Q10\: out STD LOGIC;
                                                           ODVout: out STD LOGIC
          \~Q11\: out STD LOGIC;
          \~Q12\: out STD LOGIC;
                                                       end component;
          \~Q1\: out STD LOGIC;
                                                       component DJF 16BitAdder
          \simO2\: out STD LOGIC:
                                                           A0: in STD LOGIC;
          \simQ3\: out STD LOGIC;
          \~Q4\: out STD LOGIC;
                                                           A1: in STD LOGIC;
          \~Q5\: out STD LOGIC;
                                                           A10: in STD LOGIC;
          \~Q6\: out STD_LOGIC;
                                                           A11: in STD_LOGIC;
          \~Q7\: out STD LOGIC;
                                                           A12: in STD LOGIC;
          \~Q8\: out STD LOGIC;
                                                           A13: in STD LOGIC;
```

```
A14: in STD LOGIC;
                                                 \~B6\ : in STD LOGIC;
A15: in STD LOGIC;
                                                 \mathbb{R}^{\times}: in STD_LOGIC;
A2: in STD LOGIC;
                                                 \~B8\ : in STD LOGIC;
A3: in STD LOGIC;
                                                 \~B9\: in STD LOGIC;
A4: in STD_LOGIC;
                                                 C16: out STD LOGIC;
A5: in STD LOGIC;
                                                 OFout: out STD LOGIC;
A6: in STD LOGIC;
                                                 S0: out STD LOGIC;
A7: in STD LOGIC;
                                                 S1: out STD LOGIC;
A8: in STD LOGIC;
                                                 S10: out STD LOGIC;
A9: in STD LOGIC;
                                                 S11: out STD LOGIC;
B0: in STD LOGIC;
                                                 S12: out STD LOGIC;
B1: in STD LOGIC;
                                                 S13: out STD LOGIC;
B10: in STD LOGIC;
                                                 S14: out STD LOGIC;
B11: in STD_LOGIC;
                                                 S15: out STD LOGIC;
B12: in STD LOGIC;
                                                 S2: out STD LOGIC;
B13: in STD_LOGIC;
                                                 S3: out STD LOGIC;
B14: in STD LOGIC;
                                                 S4: out STD LOGIC;
B15: in STD LOGIC;
                                                 S5: out STD LOGIC;
B2: in STD LOGIC;
                                                 S6: out STD LOGIC;
B3: in STD_LOGIC;
                                                 S7: out STD_LOGIC;
B4: in STD LOGIC;
                                                 S8: out STD LOGIC;
B5: in STD LOGIC;
                                                 S9: out STD LOGIC
B6: in STD LOGIC;
                                              );
B7: in STD LOGIC;
                                             end component;
B8: in STD LOGIC;
                                             component Gnd
B9: in STD LOGIC;
                                              port (
C0: in STD LOGIC;
                                                 Gnd: out STD LOGIC
OFin: in STD LOGIC;
\~A0\: in STD LOGIC;
                                             end component;
\~A10\: in STD LOGIC:
                                             component KMK LUT8
\~A11\: in STD LOGIC;
                                              port (
\~A12\: in STD LOGIC;
                                                 A0: in STD LOGIC;
\~A13\: in STD LOGIC;
                                                 A1: in STD LOGIC;
\~A14\: in STD LOGIC;
                                                 A2: in STD LOGIC;
\~A15\: in STD LOGIC;
                                                 A3: in STD LOGIC;
\~A1\: in STD_LOGIC:
                                                 A4: in STD_LOGIC:
\simA2\: in STD LOGIC;
                                                 COS0: out STD LOGIC;
                                                 COS1: out STD_LOGIC;
\simA3\: in STD LOGIC;
\~A4\: in STD_LOGIC:
                                                 COS2 : out STD LOGIC:
\simA5\: in STD LOGIC;
                                                 COS3: out STD LOGIC;
\~A6\: in STD LOGIC:
                                                 COS4: out STD LOGIC:
\~A7\: in STD LOGIC;
                                                 COS5: out STD LOGIC;
                                                 COS6: out STD LOGIC;
\~A8\: in STD LOGIC;
                                                 COS7: out STD LOGIC;
\simA9\: in STD LOGIC;
\~B0\: in STD LOGIC;
                                                 SIN0: out STD LOGIC;
\~B10\: in STD LOGIC;
                                                 SIN1: out STD LOGIC;
\mathbb{R}11\: in STD LOGIC:
                                                 SIN2 : out STD LOGIC:
\~B12\: in STD LOGIC;
                                                 SIN3: out STD LOGIC;
\~B13\: in STD LOGIC;
                                                 SIN4: out STD LOGIC;
\~B14\: in STD LOGIC;
                                                 SIN5: out STD LOGIC;
\simB15\: in STD LOGIC;
                                                 SIN6: out STD LOGIC;
\~B1\: in STD LOGIC;
                                                 SIN7: out STD LOGIC
\~B2\: in STD LOGIC;
                                              );
\~B3\: in STD_LOGIC;
                                             end component;
\~B4\: in STD LOGIC;
\~B5\: in STD LOGIC;
```

Signal declarations used on the	signal N146 : std logic;
diagram	signal N147 : std_logic;
diagram	signal N148 : std_logic;
signal LogGnd : std logic;	signal N149 : std_logic;
signal N1: std logic;	signal N15 : std_logic;
signal N10: std_logic;	signal N150 : std_logic;
signal N100 : std_logic;	signal N150 : std_logic;
signal N101 : std_logic;	signal N152 : std_logic;
signal N102 : std_logic;	signal N16 : std_logic;
signal N103 : std_logic;	signal N17 : std_logic;
signal N104 : std logic;	signal N18 : std logic;
signal N105 : std logic;	signal N187 : std logic;
signal N106 : std_logic;	signal N188 : std logic;
signal N107 : std logic;	signal N189 : std logic;
signal N108 : std logic;	signal N19 : std logic;
signal N109 : std logic;	signal N190 : std_logic;
signal N11 : std logic;	signal N191 : std logic;
signal N110 : std_logic;	signal N192 : std logic;
signal N111 : std logic;	signal N193 : std_logic;
signal N112 : std logic;	signal N194 : std_logic;
signal N113 : std logic;	signal N195 : std logic;
signal N114 : std logic;	signal N196 : std_logic;
signal N115 : std logic;	signal N197 : std logic;
signal N116 : std logic;	signal N198 : std logic;
signal N117 : std logic;	signal N199 : std_logic;
signal N118 : std logic;	signal N2 : std logic;
signal N119 : std logic;	signal N20 : std logic;
signal N12 : std logic;	signal N200 : std logic;
signal N120 : std logic;	signal N201 : std logic;
signal N121 : std logic;	signal N202 : std logic;
signal N122 : std logic;	signal N203 : std logic;
signal N123 : std logic;	signal N204 : std logic;
signal N124 : std logic;	signal N205 : std logic;
signal N125 : std_logic;	signal N206 : std_logic;
signal N126 : std logic;	signal N207 : std logic;
signal N127 : std logic;	signal N208 : std logic;
signal N128 : std_logic;	signal N209 : std_logic;
signal N129 : std_logic;	signal N21 : std_logic;
signal N13 : std_logic;	signal N210 : std_logic;
signal N130 : std_logic;	signal N211 : std_logic;
signal N131 : std_logic;	signal N212 : std_logic;
signal N132 : std_logic;	signal N213 : std_logic;
signal N133 : std_logic;	signal N214 : std_logic;
signal N134 : std_logic;	signal N215 : std_logic;
signal N135 : std_logic;	signal N216 : std_logic;
signal N136 : std_logic;	signal N217 : std_logic;
signal N137 : std_logic;	signal N218 : std_logic;
signal N138 : std_logic;	signal N22 : std_logic;
signal N139 : std_logic;	signal N220 : std_logic;
signal N14 : std_logic;	signal N221 : std_logic;
signal N140 : std_logic;	signal N222 : std_logic;
signal N141 : std_logic;	signal N223 : std_logic;
signal N142 : std_logic;	signal N224 : std_logic;
signal N143 : std_logic;	signal N225 : std_logic;
signal N144 : std_logic;	signal N226 : std_logic;
signal N145 : std_logic;	signal N227 : std_logic;

signal N228 : std_logic;	signal N36 : std_logic;
signal N229 : std_logic;	signal N37 : std_logic;
signal N23 : std logic;	signal N38 : std logic;
signal N230 : std logic;	signal N39 : std logic;
signal N231 : std logic;	signal N4 : std logic;
signal N232 : std logic;	signal N40 : std logic;
signal N24 : std_logic;	signal N41 : std logic;
signal N25 : std logic;	signal N42 : std logic;
signal N26 : std logic;	signal N43 : std logic;
signal N263 : std_logic;	signal N44 : std logic;
signal N264 : std logic;	signal N45 : std_logic;
signal N265 : std logic;	signal N46 : std_logic;
signal N266 : std_logic;	signal N47 : std_logic;
signal N267 : std_logic;	signal N48 : std_logic;
signal N268 : std logic;	signal N49 : std_logic;
signal N269 : std_logic;	signal N5 : std_logic;
signal N27 : std_logic;	signal N50 : std_logic;
signal N270 : std_logic;	signal N51 : std_logic;
signal N271 : std_logic;	signal N52 : std_logic;
signal N272 : std_logic;	signal N53 : std_logic;
signal N273 : std_logic;	signal N54 : std_logic;
signal N274 : std_logic;	signal N55 : std_logic;
signal N275 : std_logic;	signal N56 : std_logic;
signal N277 : std_logic;	signal N57 : std_logic;
signal N278 : std_logic;	signal N58 : std_logic;
signal N279 : std_logic;	signal N59 : std_logic;
signal N28 : std_logic;	signal N6 : std_logic;
signal N280 : std_logic;	signal N60 : std_logic;
signal N281 : std_logic;	signal N61 : std_logic;
signal N282 : std logic;	signal N62 : std logic;
signal N283 : std_logic;	signal N63 : std logic;
signal N284 : std logic;	signal N64 : std logic;
signal N285 : std logic;	signal N65 : std logic;
signal N286 : std_logic;	signal N66 : std_logic;
signal N287 : std_logic;	signal N67 : std logic;
signal N288 : std logic;	signal N68 : std logic;
signal N289 : std_logic;	signal N69 : std logic;
signal N29 : std logic;	signal N7 : std logic;
signal N3 : std_logic;	signal N70 : std_logic;
signal N30 : std_logic;	signal N71 : std logic;
signal N306 : std_logic;	signal N72 : std_logic;
signal N31 : std_logic;	signal N73 : std_logic;
signal N32 : std_logic;	signal N74 : std_logic;
signal N33 : std_logic;	signal N75 : std_logic;
signal N339 : std_logic;	signal N76 : std_logic;
signal N34 : std_logic;	signal N77 : std_logic;
,	signal N77 : std_logic;
signal N344 : std_logic;	
signal N345 : std_logic;	signal N79 : std_logic;
signal N346 : std_logic;	signal N8: std_logic;
signal N347 : std_logic;	signal N80 : std_logic;
signal N348 : std_logic;	signal N81 : std_logic;
signal N349 : std_logic;	signal N82 : std_logic;
signal N35 : std_logic;	signal N83 : std_logic;
signal N350 : std_logic;	signal N84 : std_logic;
signal N351 : std_logic;	signal N85 : std_logic;
signal N352 : std_logic;	signal N86 : std_logic;

```
signal N87: std logic;
                                                                     A9 => Q9,
        signal N88 : std logic;
                                                                     B0 => N232
        signal N89: std logic;
                                                                     B1 => N231,
                                                                     B10 => N222,
        signal N9 : std logic;
        signal N90 : std logic;
                                                                     B11 => N221
        signal N91 : std logic;
                                                                     B12 => N220,
        signal N92 : std logic;
                                                                     B13 => N220,
        signal N93 : std_logic;
                                                                     B14 => N220,
        signal N94: std logic;
                                                                     B15 => N220,
        signal N95 : std logic;
                                                                     B2 => N230,
        signal N96 : std_logic;
                                                                     B3 => N229,
        signal N97: std logic;
                                                                     B4 => N228,
        signal N98 : std logic;
                                                                     B5 => N227,
        signal N99 : std_logic;
                                                                     B6 => N226
                                                                     B7 => N225,
        begin
                                                                     B8 => N224
                                                                     B9 => N223
        ---- Component instantiations ----
                                                                     C0 \Rightarrow LogGnd
                                                                     C16 => N11,
        CG_Clock_1 : CG_Clock
                                                                     OFin => QOV,
                                                                     OFout \Rightarrow N73,
         port map(
            CLK \Rightarrow CLK,
                                                                     S0 => N203
            CLK1 => N152,
                                                                     S1 => N204,
            CLK2 \Rightarrow N43
                                                                     S10 => N210,
                                                                     S11 => N209,
         );
                                                                     S12 => N208,
        CG RangeBinControl 1
                                                                     S13 => N207,
CG RangeBinControl
                                                                     S14 => N206
          port map(
                                                                     S15 => N205,
            CLK \Rightarrow N43,
                                                                     S2 => N218,
                                                                     S3 => N217,
            CLR13 => N44,
            CLR17 => N339,
                                                                     S4 => N216,
            ODVin => ODVin,
                                                                     S5 => N215,
            ODVout => ODVout,
                                                                     S6 => N214,
            Oper \Rightarrow Oper,
                                                                     S7 => N213,
            PSV \Rightarrow PSV,
                                                                     S8 => N212.
                                                                     S9 => N211,
            URB => N352
                                                                     \sim A0 = \sim Q0
         );
                                                                     \sim A10 = \sim Q10
        DJF 16BitAdder 1: DJF 16BitAdder
                                                                     \sim A11 => \sim Q11
          port map(
                                                                     \sim A12 => \sim Q12
            A0 => Q0,
                                                                     \sim A13 => \sim Q13
                                                                     \sim A14 => \sim Q14
            A1 => Q1,
            A10 => Q10,
                                                                     \sim A15 = \sim Q15
                                                                     \sim A1 => \sim Q1
            A11 => Q11,
                                                                     \sim A2 = \sim Q2
            A12 => Q12,
            A13 => O13.
                                                                     \sim A3 = \sim O3
            A14 => Q14,
                                                                     \sim A4 => \sim Q4
                                                                     \sim A5 = \sim Q5
            A15 => Q15,
            A2 => O2,
                                                                     \sim A6 = \sim O6
            A3 => Q3,
                                                                     \sim A7 => \sim Q7
            A4 => Q4,
                                                                     \sim A8 = \sim Q8
            A5 => O5,
                                                                     \sim A9 = \sim O9
            A6 => Q6,
                                                                     \sim B0 = N42
            A7 => Q7,
                                                                     \sim B10 => N32
            A8 = > Q8,
                                                                     \sim B11 => N31,
```

```
\simB12\leqN30,
                                                               S11 => N193,
    \sim B13 => N30.
                                                               S12 => N192
    \simB14\rightarrowN30,
                                                               S13 => N191,
                                                               S14 => N190,
    \sim B15 => N30,
    \sim B1 => N41
                                                               S15 => N189
    \simB2\leqN40,
                                                               S2 => N202,
    \simB3\ => N39,
                                                               S3 => N201,
    \sim B4 => N38,
                                                               S4 => N200,
    \simB5\ => N37,
                                                               S5 => N199,
    \simB6\rightarrowN36,
                                                               S6 => N198,
    \simB7\ => N35,
                                                               S7 => N197,
    \simB8\ => N34,
                                                               S8 => N196,
    \simB9\rightarrowN33
                                                               S9 => N195.
                                                               \sim A0 = \sim I0
 );
                                                               \sim A10 = \sim I10,
DJF 16BitAdder 2 : DJF 16BitAdder
                                                               \sim A11 = \sim 111
 port map(
                                                               \sim A12 => \sim I12
    A0 => 10,
                                                               \sim A13 = \sim I13
    A1 => I1,
                                                               \sim A14 => \sim I14
    A10 => I10,
                                                               \sim A15 => \sim I15,
                                                               \sim A1 => \sim I1
    A11 => I11,
    A12 => I12,
                                                               \sim A2 => \sim I2
                                                               \sim A3 = \sim I3
    A13 => I13,
    A14 => I14,
                                                               \sim A4 => \sim I4
    A15 => I15,
                                                               \sim A5 = \sim I5
    A2 => I2,
                                                               \sim A6 = \sim I6
    A3 => I3,
                                                               \sim A7 => \sim I7
                                                               \sim A8 = \sim I8
    A4 => I4
    A5 => 15,
                                                               \sim A9 = \sim I9
    A6 => 16,
                                                               \sim B0 = N274
    A7 => I7,
                                                               \sim B10 => N264
    A8 => 18,
                                                               \sim B11 => N263,
    A9 => 19,
                                                               \sim B12 => N289
    B0 => N288,
                                                               \sim B13 => N289,
    B1 => N287,
                                                               \simB14\rightarrowN289,
    B10 => N278,
                                                               \sim B15 => N289
    B11 => N277,
                                                               \sim B1 => N273
                                                               \simB2\leqN272,
    B12 => N275,
                                                               \sim B3 = N271
    B13 => N275,
    B14 => N275,
                                                               \simB4\ => N270,
    B15 => N275,
                                                               \simB5\ => N269,
    B2 => N286,
                                                               \simB6\rightarrowN268,
    B3 => N285,
                                                               \simB7=>N267,
    B4 => N284
                                                               \simB8\ => N266,
    B5 => N283,
                                                               \~B9\ => N265
    B6 => N282,
                                                            );
    B7 => N281
    B8 => N280,
                                                          Gnd_1 : Gnd
    B9 => N279,
                                                            port map(
    C0 => N9.
                                                               Gnd \Rightarrow LogGnd
    C16 => N10,
                                                            );
    OFin \Rightarrow IOV
    OFout \Rightarrow N306,
                                                          Gnd_2:Gnd
    S0 => N187,
                                                            port map(
    S1 => N188,
                                                               Gnd => N9
    S10 => N194,
                                                            );
```

```
\CG DMSFFPG CLRreg13-1x 1\
        KMK_LUT8_1 : KMK_LUT8
                                                       CG DMSFFPG CLRreg13 1x
         port map(
                                                                port map(
            A0 => N79
                                                                   CLK \Rightarrow N43,
            A1 => N78
                                                                   CLR \Rightarrow N44
            A2 => N77,
                                                                   D0 => N70,
                                                                   D1 => N69,
            A3 => N76,
            A4 => N75,
                                                                   D10 => N60.
            COS0 => N92,
                                                                   D11 => N59,
            COS1 => N91,
                                                                   D12 => N58,
            COS2 => N90,
                                                                   D2 => N68,
            COS3 => N89,
                                                                   D3 => N67,
            COS4 => N88,
                                                                   D4 => N66,
            COS5 => N87,
                                                                   D5 => N65.
            COS6 \Rightarrow N86
                                                                   D6 => N64
            COS7 => N85,
                                                                   D7 => N63
            SIN0 \Rightarrow N8
                                                                   D8 => N62,
            SIN1 \Rightarrow N7,
                                                                   D9 => N61,
            SIN2 => N6
                                                                   LD \Rightarrow Oper,
            SIN3 => N5,
                                                                   Q0 => N232,
                                                                   Q1 => N231,
            SIN4 => N4,
            SIN5 \Rightarrow N3,
                                                                   Q10 => N222,
            SIN6 => N2,
                                                                   Q11 => N221,
            SIN7 \Rightarrow N1
                                                                   Q12 => N220
                                                                   Q2 => N230,
         );
                                                                   Q3 => N229,
        \CG 5bitAdder-1x 1\
                                                                   Q4 => N228,
CG_5bitAdder_1x
                                                                   Q5 => N227,
         port map(
                                                                   Q6 => N226,
            A0 => N120,
                                                                   Q7 => N225,
                                                                   Q8 => N224,
            A1 => N129,
            A2 => N127,
                                                                   Q9 => N223,
            A3 => N125,
                                                                   \sim Q0 => N42
            A4 => N123,
                                                                   \sim Q10 => N32
            B0 => N109,
                                                                   \sim Q11 => N31,
            B1 => N111.
                                                                   \sim Q12 => N30
            B2 => N113,
                                                                   \sim Q1 => N41,
                                                                   \simQ2=>N40,
            B3 => N115,
                                                                   \sim Q3 => N39
            B4 => N117,
            S0 => N139,
                                                                   \sim Q4 => N38,
            S1 => N140,
                                                                   \sim Q5 => N37
                                                                   \sim Q6 => N36
            S2 => N141,
                                                                   \sim Q7 => N35,
            S3 => N142,
            S4 => N143,
                                                                   \simQ8\ => N34,
                                                                   \sim Q9 => N33
            \sim A0 => N121,
            \sim A1 => N128
                                                                );
            \sim A2 => N126
            \sim A3 => N124
                                                               \CG DMSFFPG CLRreg13-1x 2\
                                                      CG DMSFFPG CLRreg13 1x
            \simA4\ => N122,
            \sim B0 => N110
                                                                port map(
            \simB1\ => N112,
                                                                   CLK => N152,
            \simB2\lt => N114,
                                                                   CLR \Rightarrow N44,
            \simB3\ => N116,
                                                                   D0 => N57,
                                                                   D1 => N56,
            \simB4\rightarrowN118
         );
                                                                   D10 => N47,
                                                                   D11 => N46,
```

```
D12 => N45,
                                                                       D6 => N199,
             D2 => N55.
                                                                       D7 => N198,
             D3 => N54
                                                                       D8 => N197,
             D4 => N53,
                                                                       D9 => N196,
             D5 => N52,
                                                                       LD \Rightarrow Oper
             D6 => N51,
                                                                       Q0 \Rightarrow ISOV,
             D7 => N50,
                                                                       Q1 \Rightarrow IS0,
             D8 => N49.
                                                                       Q10 => IS9,
             D9 => N48,
                                                                       Q11 => IS10,
                                                                       Q12 => IS11,
             LD \Rightarrow Oper,
             Q0 => N288,
                                                                       Q13 => IS12,
             Q1 => N287,
                                                                       Q14 => IS13,
                                                                       Q15 => IS14,
             Q10 => N278
             Q11 => N277,
                                                                       O16 => IS15,
             Q12 => N275,
                                                                       Q2 \Rightarrow IS1
             Q2 => N286,
                                                                       Q3 => IS2,
             Q3 => N285,
                                                                       O4 \Rightarrow IS3.
             Q4 => N284,
                                                                       Q5 \Rightarrow IS4
             Q5 => N283.
                                                                       Q6 \Rightarrow IS5
             Q6 => N282,
                                                                       Q7 => IS6,
                                                                       Q8 \Rightarrow IS7,
             Q7 => N281,
             Q8 => N280,
                                                                       Q9 \Rightarrow IS8
             Q9 => N279,
                                                                       \sim Q0 => N151,
             \sim Q0 => N274
                                                                       \sim Q10 => \sim IS9
             \sim Q10 => N264
                                                                       \sim Q11 = > \sim IS10
                                                                       \sim Q12 => \sim IS11
             \simQ11\rightarrowN263,
             \simQ12\ => N289,
                                                                       \sim Q13 = \sim IS12
             \sim Q1 => N273,
                                                                       \sim Q14 => \sim IS13
             \simQ2\rightarrowN272,
                                                                       \sim Q15 = \sim IS14
             \simQ3\ => N271,
                                                                       \sim Q16 => \sim IS15
             \sim Q4 => N270,
                                                                       \sim Q1 => \sim IS0,
             \sim Q5 => N269
                                                                       \sim Q2 = \sim IS1
             \sim Q6 => N268
                                                                       \sim Q3 = \sim IS2
             \sim Q7 => N267,
                                                                       \sim Q4 => \sim IS3
             \sim Q8 = N266
                                                                       \sim Q5 => \sim IS4
             \simQ9\ => N265
                                                                       \sim Q6 = \sim IS5
                                                                       \sim Q7 => \sim IS6,
          );
                                                                       \sim Q8 = \sim IS7
        \CG DMSFFPGreg17-1x 1\
                                                                       \sim Q9 = \sim IS8
CG DMSFFPGreg17 1x
          port map(
                                                                   \CG DMSFFPGreg17-1x 2\
             CLK => N152,
                                                          CG DMSFFPGreg17 1x
             CLR => N339,
             D0 => N306,
                                                                    port map(
             D1 => N187,
                                                                       CLK \Rightarrow N43,
             D10 => N195,
                                                                       CLR => N339,
             D11 => N194
                                                                       D0 => N73.
                                                                       D1 => N203,
             D12 => N193,
             D13 => N192,
                                                                       D10 => N211,
             D14 => N191
                                                                       D11 => N210,
             D15 => N190,
                                                                       D12 => N209,
             D16 => N189,
                                                                       D13 => N208,
             D2 => N188,
                                                                       D14 => N207,
             D3 => N202,
                                                                       D15 => N206,
             D4 => N201,
                                                                       D16 => N205,
             D5 => N200,
                                                                       D2 => N204,
```

```
D3 => N218,
                                                                       Q2 => N77,
             D4 => N217,
                                                                       O3 => N76,
             D5 => N216,
                                                                       Q4 => N75,
             D6 => N215,
                                                                       \sim Q0 => N149
             D7 => N214
                                                                       \sim O1 => N148
             D8 => N213,
                                                                       \sim Q2 => N147,
             D9 => N212,
                                                                       \sim Q3 => N146,
             LD \Rightarrow Oper,
                                                                       \sim Q4 => N145
             Q0 \Rightarrow QSOV,
                                                                    );
             Q1 \Rightarrow QS0,
             Q10 => QS9,
                                                                   \CG DMSFFPGreg5-1x 2\
             Q11 => QS10,
                                                          CG DMSFFPGreg5 1x
             Q12 => QS11,
                                                                    port map(
             Q13 => QS12,
                                                                       CLK => N152,
                                                                       D0 \Rightarrow DRFM0,
             Q14 => QS13,
             Q15 => QS14,
                                                                       D1 \Rightarrow DRFM1,
             Q16 => QS15,
                                                                       D2 \Rightarrow DRFM2
             Q2 => QS1,
                                                                       D3 \Rightarrow DRFM3,
             Q3 \Rightarrow QS2
                                                                       D4 \Rightarrow DRFM4
             Q4 \Rightarrow QS3,
                                                                       LD \Rightarrow Oper,
             Q5 \Rightarrow QS4
                                                                       Q0 => N120,
             Q6 \Rightarrow QS5
                                                                       Q1 => N129,
             Q7 \Rightarrow QS6,
                                                                       Q2 => N127,
             Q8 \Rightarrow QS7
                                                                       Q3 => N125,
             Q9 \Rightarrow QS8
                                                                       Q4 => N123,
             \sim Q0 => N150,
                                                                       \sim Q0 => N121,
             \sim Q10 = \sim QS9
                                                                       \simQ1\ => N128,
                                                                       \sim Q2 => N126,
             \sim Q11 = \sim QS10
             \sim Q12 = \sim QS11
                                                                       \simQ3\ => N124,
             \sim Q13 = \sim QS12
                                                                       \sim Q4 => N122
             \sim Q14 => \sim QS13
                                                                    );
             \sim Q15 => \sim QS14,
             \sim Q16 = \sim QS15
                                                                   \CG DMSFFPGreg5-1x 3\
             \sim 01 => \sim QSO,
                                                          CG DMSFFPGreg5 1x
             \sim Q2 => \sim QS1
                                                                    port map(
             \sim Q3 => \sim QS2
                                                                       CLK => N152,
             \sim Q4 => \sim QS3,
                                                                       D0 => N134,
             \sim Q5 => \sim QS4
                                                                       D1 => N135,
             \sim Q6 => \sim QS5
                                                                       D2 => N136.
             \sim Q7 => \sim QS6,
                                                                       D3 => N137,
             \sim Q8 = \sim QS7
                                                                       D4 => N138,
             \sim Q9 = \sim QS8
                                                                       LD \Rightarrow UNP,
                                                                       Q0 => N109,
          );
                                                                       Q1 => N111,
        \CG DMSFFPGreg5-1x 1\
                                                                       Q2 => N113,
CG DMSFFPGreg5_1x
                                                                       Q3 => N115,
          port map(
                                                                       O4 => N117,
             CLK => N43,
                                                                       \sim Q0 = N110,
             D0 => N139,
                                                                       \sim Q1 => N112,
             D1 => N140,
                                                                       \simO2\ => N114,
             D2 => N141,
                                                                       \simQ3\ => N116,
                                                                       \sim Q4 => N118
             D3 => N142,
             D4 => N143
                                                                    );
             LD \Rightarrow Oper,
                                                                   \CG DMSFFPGreg5-1x 4\
             Q0 => N79,
             Q1 => N78,
                                                          CG DMSFFPGreg5 1x
```

```
Q4 => N352,
         port map(
            CLK \Rightarrow N43
                                                                    \sim OO = N83
            D0 \Rightarrow Inc0
                                                                    \sim Q1 => N344
            D1 \Rightarrow Inc1
                                                                    \sim Q2 => N80,
            D2 => Inc2
                                                                    \simO3\ => N346.
            D3 => Inc3
                                                                    \sim Q4 => N28
            D4 => Inc4,
            LD \Rightarrow PRB,
            Q0 => N134,
                                                                \CG DMSFFPGreg8-1x 1\
            Q1 => N135,
                                                       CG DMSFFPGreg8 1x
            Q2 => N136,
                                                                 port map(
            Q3 => N137,
                                                                    CLK => N43,
            Q4 => N138,
                                                                    D0 => N8,
            \sim Q0 => N144,
                                                                    D1 => N7,
            \sim Q1 => N133,
                                                                    D2 => N6,
            \simQ2\rightarrowN132,
                                                                    D3 => N5,
            \sim Q3 => N131,
                                                                    D4 => N4
            \sim Q4 => N130
                                                                    D5 => N3,
         );
                                                                    D6 => N2,
                                                                    D7 => N1,
        \CG DMSFFPGreg5-1x 5\
                                                                    LD \Rightarrow Oper,
CG DMSFFPGreg5 1x
                                                                    Q0 => N100,
                                                                    Q1 => N99,
         port map(
            CLK => N43,
                                                                    Q2 => N98,
            D0 \Rightarrow Gain0,
                                                                    Q3 => N97,
            D1 \Rightarrow Gain1,
                                                                    Q4 => N96,
                                                                    Q5 => N95,
            D2 \Rightarrow Gain2
            D3 => Gain3,
                                                                     Q6 => N94,
            D4 \Rightarrow URB,
                                                                    Q7 => N93,
                                                                    \sim Q0 => N27
            LD \Rightarrow PRB
            Q0 => N347,
                                                                    \sim Q1 => N26,
            Q1 => N348,
                                                                    \sim Q2 => N25
            Q2 => N349,
                                                                    \sim Q3 => N24
            Q3 => N350,
                                                                    \sim Q4 => N23
                                                                    \sim Q5 => N22
            Q4 => N351,
            \sim Q0 => N119,
                                                                    \simO6\rightarrowN21.
                                                                    \~Q7\ => N20
            \sim Q1 => N74,
            \sim Q2 => N72
            \sim Q3 => N71
            \simQ4\ => N29
                                                                \CG DMSFFPGreg8-1x 2\
                                                       CG DMSFFPGreg8 1x
         );
                                                                 port map(
        \CG DMSFFPGreg5-1x 6\
                                                                    CLK => N152,
CG_DMSFFPGreg5_1x
                                                                    D0 => N92,
                                                                    D1 => N91,
         port map(
            CLK => N152,
                                                                    D2 => N90,
            D0 => N347
                                                                    D3 => N89.
            D1 => N348,
                                                                    D4 => N88,
            D2 => N349,
                                                                    D5 => N87,
            D3 => N350.
                                                                    D6 => N86,
            D4 => N351,
                                                                    D7 => N85,
            LD \Rightarrow UNP,
                                                                    LD \Rightarrow Oper,
            O0 => N84
                                                                    Q0 => N108,
            Q1 => N82,
                                                                    Q1 => N107,
                                                                    Q2 => N106,
            Q2 => N81,
            Q3 => N345,
                                                                     Q3 => N105,
```

```
Q4 => N104,
                                                                   \simGain2\rightarrowN80,
            Q5 => N103,
                                                                   \simGain3\rightarrow N346
            Q6 => N102,
                                                                );
            Q7 => N101,
            \sim Q0 => N19,
                                                               \CG_Gain_Shifter-1x_2\
            \sim Q1 => N18,
                                                       CG_Gain_Shifter_1x
            \sim Q2 => N17,
                                                                port map(
            \sim Q3 => N16,
                                                                   Gain0 => N84,
            \sim Q4 => N15,
                                                                   Gain1 => N82,
            \sim Q5 => N14,
                                                                   Gain2 => N81,
            \sim Q6 => N13,
                                                                   Gain 3 => N345,
            \sim Q7 => N12
                                                                   I0 => N108,
                                                                   I1 => N107,
         );
                                                                   I2 => N106,
        \CG Gain Shifter-1x 1\
                                                                   I3 => N105,
CG Gain Shifter 1x
                                                                   I4 => N104
         port map(
                                                                   I5 => N103,
            Gain0 => N84,
                                                                   I6 => N102,
            Gain1 => N82,
                                                                   I7 => N101,
            Gain2 => N81,
                                                                   O10 => N52,
            Gain 3 => N345,
                                                                   O11 => N51,
            I0 => N100,
                                                                   O12 => N50,
            I1 => N99,
                                                                   O13 => N49,
            I2 => N98,
                                                                   O14 => N48,
            I3 => N97
                                                                   O15 => N47,
            I4 => N96,
                                                                   O16 => N46,
            15 => N95,
                                                                   O17 => N45
            I6 => N94
                                                                   O5 => N57,
            I7 => N93,
                                                                   O6 => N56,
            O10 => N65,
                                                                   O7 => N55,
                                                                   O8 => N54,
            O11 => N64,
            O12 => N63,
                                                                   O9 => N53,
            O13 => N62,
                                                                   \simGain0 > N83,
            O14 => N61,
                                                                   \simGain1\gg N344,
            O15 => N60,
                                                                   \simGain2\rightarrowN80,
            O16 => N59,
                                                                   \simGain3\implies N346
            O17 => N58,
                                                                );
            O5 => N70,
            O6 => N69,
            O7 => N68,
                                                               end structural;
            O8 => N67,
            O9 => N66,
            \simGain0 = N83,
            \simGain1\gg N344,
```

B. TEST BENCH FOR THE SINGLE RANGE BIN

2.	TEST BETTOM THE SHOEE REHOOF	3 211 (
		<pre>I0 : in std_logic;</pre>
		<pre>I1 : in std_logic;</pre>
		<pre>I2 : in std_logic;</pre>
	Title: Test Bench for	<pre>I3 : in std_logic;</pre>
cg ran	gebinmodulator	I4 : in std logic;
	Design : Rangebin1 with tb	I5 : in std logic;
	Author : Hakan Bergon	I6: in std logic;
	Company : NPS	I7 : in std logic;
		I8: in std logic;
		I9: in std logic;
		I10: in std logic;
	File:	I11 : in std logic;
\$DSN\	\src\TestBench\cg_rangebinmodulator_TB	I12 : in std logic;
.vhd	6_ 6 _	I13 : in std logic;
	Generated : 7/11/2002, 9:07 AM	I14 : in std logic;
	From:	I15 : in std logic;
\$DSN\	\src\cg rangebinmodulator.vhd	Inc0: in std logic;
	By: Active-HDL Built-in Test Bench	Inc1 : in std_logic;
Genera	ator ver. 1.2s	Inc2 : in std logic;
		Inc3: in std logic;
		Inc4 : in std_logic;
		IOV : in std logic;
	Description : Automatically	ISO: out std logic;
genera	•	IS1 : out std logic;
	gebinmodulator_tb	IS2 : out std_logic;
-8		IS3 : out std logic;
		IS4 : out std logic;
		IS5 : out std logic;
	library ieee;	IS6 : out std logic;
	use ieee.std logic 1164.all;	IS7 : out std_logic;
		IS8 : out std logic;
	Add your library and	IS9: out std logic;
packag	ges declaration here	IS10 : out std_logic;
Γ ζ	,	IS11 : out std logic;
	entity cg rangebinmodulator tb is	IS12 : out std logic;
	end cg rangebinmodulator tb;	IS13 : out std_logic;
		IS14 : out std logic;
	architecture TB ARCHITECTURE of	IS15 : out std logic;
cg ran	ngebinmodulator th is	ISOV : out std logic;
<i>8</i>	Component declaration of	ODVin: in std logic;
the tes	ted unit	ODVout : out std logic;
	component	Oper: in std_logic;
cg ran	gebinmodulator	PRB : in std logic;
-8	port(PSV : in std_logic;
	CLK : in std logic;	Q0 : in std_logic;
	DRFM0: in std logic;	Q1 : in std logic;
	DRFM1 : in std_logic;	Q2 : in std_logic;
	DRFM2 : in std_logic;	Q3 : in std_logic;
	DRFM3 : in std logic;	Q4 : in std logic;
	DRFM4 : in std_logic;	Q5 : in std_logic;
	Gain0: in std_logic;	Q6 : in std_logic;
	Gain1: in std logic;	Q7 : in std_logic;
	Gain2: in std logic;	Q8 : in std logic;
	Gain3: in std_logic;	Q9 : in std_logic;
	,	~ · · · · · · · · · · · · · · · · · · ·

```
Q10: in std logic;
                                                             \~IS14\: out std logic;
O11: in std logic;
                                                             \simIS15\setminus: out std logic;
Q12: in std logic;
                                                             \simQ0\: in std logic;
Q13: in std logic;
                                                             \simQ1\: in std logic;
O14: in std logic:
                                                             \simO2\: in std logic:
Q15: in std logic;
                                                             \simQ3\: in std logic;
QOV: in std logic;
                                                             \simQ4\: in std logic;
OS0: out std logic;
                                                             \simQ5\: in std logic;
QS1: out std logic;
                                                             \simQ6\: in std logic;
QS2: out std logic;
                                                             \simQ7\: in std logic;
QS3: out std logic;
                                                             \simQ8\: in std logic;
QS4: out std logic;
                                                             \simQ9\: in std logic;
QS5: out std logic;
                                                             \simQ10\: in std logic;
OS6: out std logic;
                                                             \simO11\: in std logic;
QS7: out std logic;
                                                             \simQ12\: in std logic;
QS8: out std logic;
                                                             \simQ13\: in std logic;
QS9: out std logic;
                                                             \~Q14\: in std logic;
QS10: out std logic;
                                                             \simQ15\: in std logic;
QS11: out std logic;
                                                             \~QS0\: out std logic;
QS12: out std logic;
                                                             \~QS1\: out std logic;
QS13: out std logic;
                                                             \~QS2\: out std logic;
QS14: out std logic;
                                                             \simQS3\: out std logic;
                                                             \~QS4\: out std logic
QS15: out std logic;
QSOV: out std logic;
                                                             \~QS5\: out std logic;
                                                             \~QS6\: out std logic;
UNP: in std logic;
URB: in std logic;
                                                             \~QS7\: out std logic;
\~I0\ : in std logic;
                                                             \~QS8\: out std logic;
\simI1\: in std logic;
                                                             \~QS9\: out std logic;
\~I2\: in std logic;
                                                             \~QS10\ : out std logic;
\~I3\: in std logic;
                                                             \simQS11\: out std logic;
\~I4\: in std logic;
                                                             \~QS12\ : out std logic;
\~I5\: in std logic;
                                                             \simQS13\: out std logic;
\~I6\: in std logic;
                                                             \simQS14\: out std logic;
\~I7\ : in std logic;
                                                             \simQS15\: out std logic);
\~I8\ : in std logic;
                                                             end component;
\~I9\: in std logic:
\~I10\: in std logic;
                                                   -- Stimulus signals - signals mapped to
\~I11\: in std logic;
                                          the input and input ports of tested entity
\simI12\setminus: in std logic:
                                                             signal CLK: std logic:
\simI13\setminus: in std logic;
                                                             signal DRFM0 : std logic;
                                                             signal DRFM1 : std logic;
\~I14\: in std logic;
\simI15\: in std logic;
                                                             signal DRFM2 : std logic;
\~IS0\: out std logic;
                                                             signal DRFM3: std logic;
                                                             signal DRFM4: std logic;
\simIS1\setminus: out std logic;
\~IS2\: out std logic;
                                                             signal Gain0 : std logic;
\~IS3\: out std logic;
                                                             signal Gain1: std logic;
\~IS4\: out std logic;
                                                             signal Gain2: std logic;
\~IS5\: out std logic;
                                                             signal Gain3: std logic;
\~IS6\: out std logic;
                                                             signal I0 : std logic;
\simIS7\setminus: out std logic;
                                                             signal I1 : std logic;
\~IS8\: out std logic;
                                                             signal I2: std logic;
                                                             signal I3: std logic;
\~IS9\: out std logic;
\~IS10\: out std logic;
                                                             signal I4: std logic;
\~IS11\ : out std_logic;
                                                             signal I5 : std_logic;
                                                             signal I6: std logic;
\~IS12\ : out std logic;
\~IS13\: out std logic;
                                                             signal I7: std logic;
```

```
signal I8: std logic;
                                                            signal \simQ3\setminus: std logic;
signal I9: std logic;
                                                            signal \simO4\: std logic:
signal I10 : std logic;
                                                            signal \simQ5\: std logic;
signal I11: std logic;
                                                            signal \simQ6\: std logic;
signal I12 : std logic;
                                                            signal \simO7\: std logic:
signal I13: std logic;
                                                            signal \~Q8\: std logic;
signal I14: std logic;
                                                            signal \~Q9\: std logic;
signal I15: std logic;
                                                            signal \~Q10\: std logic;
signal Inc0: std logic;
                                                            signal \~Q11\: std logic;
signal Inc1: std logic;
                                                            signal \~Q12\: std logic;
signal Inc2: std logic;
                                                            signal \~Q13\: std logic;
signal Inc3: std logic;
                                                            signal \~Q14\: std logic;
signal Inc4: std logic;
                                                            signal \~Q15\: std logic;
                                                            -- Observed signals - signals
signal IOV: std logic;
signal ODVin: std logic;
                                         mapped to the output ports of tested entity
signal Oper: std logic;
                                                            signal IS0 : std logic;
signal PRB: std logic;
                                                            signal IS1: std logic;
signal PSV: std logic;
                                                            signal IS2: std logic;
signal Q0: std logic;
                                                            signal IS3: std logic;
signal Q1: std logic;
                                                            signal IS4: std logic;
signal Q2 : std_logic;
                                                            signal IS5 : std logic;
signal Q3: std logic;
                                                            signal IS6: std logic;
signal Q4: std logic;
                                                            signal IS7: std logic;
signal Q5: std logic;
                                                            signal IS8: std logic;
signal Q6: std logic;
                                                            signal IS9: std logic;
signal Q7: std logic;
                                                            signal IS10: std logic;
signal Q8: std logic;
                                                            signal IS11: std logic;
signal Q9: std logic;
                                                            signal IS12 : std logic;
signal Q10: std logic;
                                                            signal IS13: std logic;
signal Q11: std logic;
                                                            signal IS14: std logic;
signal Q12: std logic;
                                                            signal IS15: std logic;
                                                            signal ISOV : std logic;
signal Q13: std_logic;
signal Q14: std logic;
                                                            signal ODVout : std logic;
signal Q15 : std logic;
                                                            signal QS0: std logic;
signal QOV: std logic;
                                                            signal OS1 : std logic;
                                                            signal OS2 : std logic:
signal UNP: std logic;
signal URB: std logic;
                                                            signal QS3: std logic;
                                                            signal QS4: std logic;
signal \simIO\: std logic;
signal \~I1\: std logic;
                                                            signal QS5 : std logic;
signal \~I2\: std logic;
                                                            signal QS6: std logic;
signal \~I3\: std logic;
                                                            signal QS7: std logic;
signal \~I4\: std logic;
                                                            signal QS8: std logic;
signal \~I5\: std logic;
                                                            signal QS9: std logic;
                                                            signal QS10: std logic;
signal \~I6\ : std logic;
signal \~I7\: std logic;
                                                            signal QS11: std logic;
signal \~I8\: std logic;
                                                            signal QS12 : std logic;
signal \~I9\: std logic;
                                                            signal OS13: std logic;
signal \~I10\: std logic;
                                                            signal QS14: std logic;
signal \~I11\ : std logic;
                                                            signal QS15 : std logic;
signal \~I12\ : std logic;
                                                            signal OSOV : std logic;
signal \~I13\ : std logic;
                                                            signal \~IS0\ : std_logic;
                                                            signal \~IS1\: std logic;
signal \~I14\: std logic;
signal \~I15\ : std logic;
                                                            signal \~IS2\: std logic;
signal \~Q0\: std_logic;
                                                            signal \~IS3\: std_logic;
signal \~Q1\: std logic;
                                                            signal \~IS4\: std logic;
signal \~Q2\: std logic;
                                                            signal \~IS5\: std logic;
```

```
signal \~IS6\: std logic;
                                                                                     I12 => I12,
          signal \~IS7\ : std logic:
                                                                                     I13 => I13,
          signal \~IS8\: std logic;
                                                                                     I14 => I14,
          signal \~IS9\: std logic;
                                                                                     I15 => I15,
          signal \~IS10\: std logic;
                                                                                     Inc0 \Rightarrow Inc0
          signal \~IS11\: std logic;
                                                                                     Inc1 \Rightarrow Inc1,
          signal \~IS12\: std logic;
                                                                                     Inc2 \Rightarrow Inc2,
          signal \~IS13\: std logic;
                                                                                     Inc3 => Inc3,
                                                                                     Inc4 \Rightarrow Inc4,
          signal \~IS14\: std logic;
          signal \~IS15\ : std logic;
                                                                                     IOV \Rightarrow IOV,
          signal \~QS0\: std logic;
                                                                                     IS0 \Rightarrow IS0,
          signal \~QS1\: std logic;
                                                                                     IS1 \Rightarrow IS1,
          signal \~QS2\: std logic;
                                                                                     IS2 \Rightarrow IS2
          signal \~QS3\: std logic;
                                                                                     IS3 \Rightarrow IS3.
                                                                                     IS4 \Rightarrow IS4
          signal \~QS4\: std logic;
          signal \~QS5\ : std logic;
                                                                                     IS5 \Rightarrow IS5
          signal \~QS6\: std_logic;
                                                                                     IS6 \Rightarrow IS6,
          signal \~QS7\: std logic;
                                                                                     IS7 \Rightarrow IS7
          signal \~QS8\: std logic;
                                                                                     IS8 \Rightarrow IS8
          signal \~QS9\: std_logic;
                                                                                     IS9 \Rightarrow IS9,
          signal \~QS10\: std logic;
                                                                                     IS10 => IS10,
          signal \~QS11\: std logic;
                                                                                     IS11 => IS11,
          signal \~QS12\: std logic;
                                                                                     IS12 => IS12,
          signal \~QS13\: std logic;
                                                                                     IS13 => IS13,
          signal \~QS14\: std logic;
                                                                                     IS14 => IS14,
          signal \~QS15\: std logic;
                                                                                     IS15 \Rightarrow IS15,
                                                                                     ISOV \Rightarrow ISOV,
          -- Add your code here ...
                                                                                     ODVin => ODVin,
                                                                                     ODVout => ODVout,
begin
                                                                                     Oper => Oper
                                                                                     PRB \Rightarrow PRB
- Unit Under Test port map
                                                                                     PSV \Rightarrow PSV,
UUT : cg rangebinmodulator
                                                                                     Q0 => Q0,
          port map (
                                                                                     Q1 => Q1,
                                                                                     O2 => O2,
                    CLK \Rightarrow CLK
                                                                                     O3 => O3.
                    DRFM0 \Rightarrow DRFM0.
                    DRFM1 \Rightarrow DRFM1,
                                                                                     Q4 => Q4
                                                                                     O5 => O5,
                    DRFM2 \Rightarrow DRFM2,
                    DRFM3 \Rightarrow DRFM3.
                                                                                     O6 => O6.
                                                                                     Q7 => Q7,
                    DRFM4 \Rightarrow DRFM4,
                                                                                     O8 => O8.
                    Gain0 \Rightarrow Gain0,
                    Gain1 => Gain1,
                                                                                     O9 => O9.
                                                                                     Q10 => Q10,
                    Gain2 \Rightarrow Gain2,
                    Gain3 => Gain3,
                                                                                     Q11 \Rightarrow Q11,
                    I0 => I0,
                                                                                     Q12 => Q12,
                    I1 => I1,
                                                                                     Q13 => Q13,
                    I2 => I2
                                                                                     O14 => O14
                                                                                     Q15 => Q15,
                    I3 => I3,
                    I4 => I4,
                                                                                     QOV \Rightarrow QOV,
                    15 => 15,
                                                                                     OS0 \Rightarrow OS0,
                    16 = > 16,
                                                                                     QS1 \Rightarrow QS1,
                    I7 => I7,
                                                                                     QS2 \Rightarrow QS2
                    18 = 18.
                                                                                     OS3 \Rightarrow OS3
                    19 = > 19.
                                                                                     QS4 \Rightarrow QS4,
                                                                                     QS5 \Rightarrow QS5,
                    I10 => I10,
                    I11 => I11,
                                                                                     QS6 \Rightarrow QS6,
```

```
QS7 \Rightarrow QS7,
                                                                 \sim Q12 => \sim Q12
OS8 \Rightarrow OS8.
                                                                 \sim O13 = \sim O13
QS9 \Rightarrow QS9,
                                                                 \sim Q14 => \sim Q14
QS10 => QS10,
                                                                 \sim Q15 = \sim Q15
OS11 => OS11,
                                                                 \simOS0\rightarrow
QS12 \Rightarrow QS12,
                                                                 \sim QS1 = \sim QS1
QS13 => QS13,
                                                                 \sim QS2 = \sim QS2,
QS14 => QS14,
                                                                 \sim QS3 = \sim QS3
QS15 \Rightarrow QS15,
                                                                 \sim QS4 => \sim QS4,
QSOV \Rightarrow QSOV,
                                                                 \sim QS5 = \sim QS5
UNP => UNP,
                                                                 \sim QS6 = \sim QS6
                                                                 \sim QS7 = \sim QS7
URB \Rightarrow URB
                                                                 \sim QS8 = \sim QS8
\sim I0 = \sim I0
                                                                 \sim QS9 = \sim QS9
\sim I1 = \sim I1
\sim I2 = \sim I2
                                                                 \simQS10\rightarrow\simQS10\rightarrow
\sim I3 = \sim I3
                                                                 \simQS11\ => \simQS11\,
\sim I4 => \sim I4
                                                                 \simQS12\rightarrow\simQS12\rightarrow
\~I5\ => \~I5\,
                                                                 \simQS13\implies\simQS13\implies
\sim 16 = \sim 16
                                                                 \simQS14\rightarrow
\~I7\ => \~I7\,
                                                                 \simQS15\implies\simQS15\implies
\sim I8 = \sim I8
                                                       );
\~I9\ => \~I9\,
\sim I10 = \sim I10
                                             --Below VHDL code is an inserted
                                   .\compile\Waveform Editor 4.vhs
\sim I111 => \sim I111
\sim I12 => \sim I12
                                             -- User can modify it ....
\sim I13 = \sim I13
\sim I14 => \sim I14
                                             STIMULUS: process
                                             begin -- of stimulus process
\sim I15 => \sim I15,
\~IS0\ => \~IS0\,
                                             --wait for <time to next event>; --
\sim IS1 = \sim IS1
                                   <current time>
                                                       DRFM0 \le '0';
\sim IS2 = \sim IS2
\sim IS3 = \sim IS3
                                                       DRFM1 \le '0';
\sim IS4 => \sim IS4
                                                       DRFM2 \le '0';
\sim IS5 = \sim IS5,
                                                       DRFM3 \le '1';
                                                       DRFM4 <= '0';
\sim IS6 = \sim IS6
\sim IS7 => \sim IS7
                                                       Inc0 \le '1':
\sim IS8 = \sim IS8
                                                       Inc1 \leq '0';
\sim IS9 = \sim IS9
                                                       Inc2 \leq '0';
                                                       Inc3 \le '0':
\sim IS10 = \sim IS10
\sim IS11 = \sim IS11,
                                                       Inc4 \leq '0';
                                                       Gain0 <= '1';
\sim IS12 = \sim IS12
                                                       Gain1 <= '0';
\sim IS13 = \sim IS13
                                                       Gain2 <= '0';
\sim IS14 => \sim IS14
\sim IS15 = \sim IS15
                                                       Gain 3 \le '0';
\sim Q0 = > \sim Q0,
                                                       \~Q11\ <= '1';
\sim Q1 = \sim Q1
                                                       \sim Q10 <= '1';
\sim O2 = \sim O2
                                                       \~O9\ <= '1';
\sim Q3 = \sim Q3
                                                       \sim Q5 <= '1';
\sim Q4 = \sim Q4
                                                       \~I6\ <= '1';
\sim O5 = \sim O5
                                                       \~I5\ <= '1';
\sim Q6 = \sim Q6
                                                       \~I4\ <= '1';
\sim Q7 => \sim Q7
                                                       \~I3\ <= '1';
\sim O8 = > \sim O8
                                                       \~I2\ <= '1':
\sim Q9 = \sim Q9
                                                       QOV <= '0';
\sim Q10 = \sim Q10,
                                                       Q15 \le '0';
\sim Q11 = > \sim Q11 
                                                       \~I15\ <= '1';
```

```
Q10 \le '0';
                                                               \~Q4\ <= '1';
O9 \le '0';
                                                               \simO3\ <= '1';
Q8 <= '0';
                                                               \~Q15\ <= '1';
\~Q2\ <= '1';
                                                              \sim Q14 <= '1';
113 \le 0':
                                                              \sim012\ <= '1';
I12 \le '0';
                                                        wait for 1 ns; --0 fs
I11 <= '0';
                                                              CLK <= '1';
\~Q13\ <= '1';
                                                        wait for 1 ns; --1 ns
IOV \le '0';
                                                               CLK <= '0';
                                                               UNP <= '1';
Q14 \le '0';
Q13 \le '0';
                                                               PSV <= '1';
Q12 \le '0';
                                                               PRB \le '0';
Q11 \le '0';
                                                        wait for 1 ns; --2 ns
ODVin \le '0';
                                                               CLK <= '1';
                                                               URB <= '0';
\sim Q1 <= '1';
\sim Q0 <= '1';
                                                        wait for 1 ns; --3 ns
                                                              CLK \le '0';
16 \le 0';
15 \le 0';
                                                               UNP \le '0';
I4 \le '0';
                                                              PSV \le 0';
I15 <= '0';
                                                        wait for 1 ns; --4 ns
I14 \le '0';
                                                               CLK <= '1';
Q2 \le '0';
                                                        wait for 1 ns; --5 ns
CLK \le '0';
                                                               CLK <= '0';
110 \le 0';
                                                        wait for 1 ns; --6 ns
19 \le 0';
                                                               CLK <= '1';
18 \le 0';
                                                        wait for 1 ns; --7 ns
17 \le '0';
                                                               CLK \leq '0';
\~I9\ <= '1';
                                                        wait for 1 ns; --8 ns
\~I8\ <= '1';
                                                               CLK <= '1';
\~I7\ <= '1';
                                                        wait for 1 ns; --9 ns
\~Q8\ <= '1':
                                                              CLK <= '0';
\~Q7\ <= '1';
                                                        wait for 1 ns; --10 ns
\sim Q6 <= '1';
                                                               CLK <= '1';
\~I14\ <= '1';
                                                        wait for 1 ns; --11 ns
                                                               CLK <= '0';
\~I13\ <= '1';
\~I12\ <= '1';
                                                        wait for 1 ns; --12 ns
\~I11\ <= '1';
                                                               CLK <= '1';
\~I10\ <= '1';
                                                        wait for 1 ns; --13 ns
\~I1\ <= '1';
                                                               CLK <= '0';
\~I0\ <= '1';
                                                        wait for 1 ns; --14 ns
URB <= '1';
                                                               CLK <= '1';
UNP \le '0';
                                                        wait for 1 ns; --15 ns
Q1 \le '0';
                                                              CLK <= '0';
Q0 \le '0';
                                                        wait for 1 ns; --16 ns
PSV \le '0';
                                                               CLK <= '1';
PRB <= '1';
                                                        wait for 1 ns; --17 ns
Oper <= '1';
                                                               CLK \leq '0';
Q7 \le '0';
                                                        wait for 1 ns; --18 ns
Q6 \le '0';
                                                               CLK <= '1';
O5 \le '0';
                                                        wait for 1 ns; --19 ns
O4 \le '0';
                                                              CLK \leq '0';
Q3 \le '0';
                                                        wait for 1 ns; --20 ns
I3 \le '0';
                                                              CLK <= '1';
I2 <= '0';
                                                        wait for 1 ns; --21 ns
11 \le 0';
                                                               CLK <= '0';
I0 \le '0';
                                                        wait for 1 ns; --22 ns
```

CLK <= '1'; configuration TESTBENCH_FOR_cg_rangebinmodulator wait for 1 ns; --23 ns CLK <= '0'; cg_rangebinmodulator_tb is for TB ARCHITECTURE wait for 76 ns; --24 ns end of stimulus events for UUT wait; $cg_range bin modulator$ end process; -- end of stimulus process use entity work.cg_rangebinmodulator(structural); -- Add your stimulus here ... end for; end for; $end\ TB_ARCHITECTURE;$ end TESTBENCH_FOR_cg_rangebinmodulator;

C. EXECUTING MACRO FOR THE ONE RANGE-BIN TEST BENCH

SetActiveLib wave -noreg IS11 -workcomp wave -noreg IS12 wave -noreg IS13 -include "\$DSN\src\cg_rangebinmodulator.vhd" wave -noreg IS14 wave -noreg IS15 comp wave -noreg ISOV -include wave -noreg ODVin "\$DSN\src\TestBench\cg rangebinmodulator T B.vhd" wave -noreg ODVout wave -noreg Oper TESTBENCH FOR cg rangebinmodulator wave -noreg PRB wave wave -noreg PSV wave -noreg CLK wave -noreg Q0 wave -noreg DRFM0 wave -noreg Q1 wave -noreg DRFM1 wave -noreg Q2 wave -noreg DRFM2 wave -noreg Q3 wave -noreg DRFM3 wave -noreg Q4 wave -noreg DRFM4 wave -noreg Q5 wave -noreg Gain0 wave -noreg Q6 wave -noreg Gain1 wave -noreg Q7 wave -noreg Q8 wave -noreg Gain2 wave -noreg Gain3 wave -noreg Q9 wave -noreg I0 wave -noreg Q10 wave -noreg I1 wave -noreg Q11 wave -noreg I2 wave -noreg Q12 wave -noreg I3 wave -noreg Q13 wave -noreg I4 wave -noreg Q14 wave -noreg I5 wave -noreg Q15 wave -noreg I6 wave -noreg QOV wave -noreg I7 wave -noreg OS0 wave -noreg I8 wave -noreg QS1 wave -noreg I9 wave -noreg QS2 wave -noreg I10 wave -noreg QS3 wave -noreg I11 wave -noreg QS4 wave -noreg I12 wave -noreg QS5 wave -noreg I13 wave -noreg QS6 wave -noreg I14 wave -noreg QS7 wave -noreg I15 wave -noreg QS8 wave -noreg Inc0 wave -noreg QS9 wave -noreg Inc1 wave -noreg QS10 wave -noreg Inc2 wave -noreg OS11 wave -noreg Inc3 wave -noreg QS12 wave -noreg Inc4 wave -noreg QS13 wave -noreg IOV wave -noreg OS14 wave -noreg IS0 wave -noreg QS15 wave -noreg IS1 wave -noreg QSOV wave -noreg IS2 wave -noreg UNP wave -noreg IS3 wave -noreg URB wave -noreg IS4 wave -noreg $\{\sim I0\}$ wave -noreg IS5 wave -noreg {\~I1\} wave -noreg IS6 wave -noreg $\{\\sim I2\}$ wave -noreg IS7 wave -noreg $\{ \sim 13 \}$ wave -noreg IS8 wave -noreg $\{\\sim I4\}$ wave -noreg IS9 wave -noreg ${\sim I5}$ wave -noreg IS10 wave -noreg $\{ \sim 16 \}$

```
wave -noreg \{\\sim I7\}
                                                       wave -noreg \{\Q9\
wave -noreg {\~I8\}
                                                       wave -noreg {\sim O10}
wave -noreg \{\\sim 19\}
                                                       wave -noreg {\~Q11\}
wave -noreg \{\sim I10 \}
                                                       wave -noreg \{\Q12\}
wave -noreg {\~I11\}
                                                       wave -noreg {\Q13\}
wave -noreg {\sim I12}
                                                       wave -noreg {\Q14\}
wave -noreg {\~I13\}
                                                       wave -noreg {\Q15\}
wave -noreg {\~I14\}
                                                       wave -noreg {\QSO\}
wave -noreg \{\\sim I15\
                                                       wave -noreg {\~QS1\}
wave -noreg {\~IS0\}
                                                       wave -noreg {\~QS2\}
wave -noreg {\~IS1\}
                                                       wave -noreg {\~QS3\}
                                                       wave -noreg {\~QS4\}
wave -noreg {\~IS2\}
wave -noreg {\~IS3\}
                                                       wave -noreg {\QS5}
wave -noreg {\~IS4\}
                                                       wave -noreg {\~QS6\}
wave -noreg {\sim IS5}
                                                       wave -noreg {\QS7\}
wave -noreg {\sim IS6}
                                                       wave -noreg {\QS8}
wave -noreg {\sim IS7}
                                                       wave -noreg {\~QS9\}
wave -noreg {\~IS8\}
                                                       wave -noreg {\~QS10\}
wave -noreg {\~IS9\}
                                                       wave -noreg {\~QS11\}
wave -noreg {\~IS10\}
                                                       wave -noreg {\~QS12\}
wave -noreg {\~IS11\}
                                                       wave -noreg {\~QS13\}
wave -noreg {\~IS12\}
                                                       wave -noreg {\~QS14\}
wave -noreg {\~IS13\}
                                                       wave -noreg {\~QS15\}
wave -noreg {\~IS14\}
                                                       run 100.00 ns
wave -noreg {\~IS15\}
                                                       # The following lines can be used for
                                               timing simulation
wave -noreg \{\Q0\}
                                                       #acom backannotated vhdl file name>
wave -noreg {\sim Q1}
wave -noreg \{ \sim Q2 \}
                                                       #comp-include
wave -noreg \{\Q3\
                                               ``\$DSN\src\TestBench\cg\_range bin modulator\_T
wave -noreg \{\Q4\
                                               B tim cfg.vhd"
wave -noreg \{\Q5\
                                                       #asim
wave -noreg \{\\sim Q6\}
                                               TIMING_FOR_cg_rangebinmodulator
wave -noreg \{\Q7\
wave -noreg \{\Q8\
```

THIS PAGE INTENTIONALLY LEFT BLANK

APPENDIX E. VHDL CODE FOR THE 8 RANGE-BIN MODULATOR

A. TOP LEVEL VHDL CODE

LIBRARY IEEE;	InPadQ10 : IN std_logic;
USE IEEE.std_logic_1164.all;	InPadQ11 : IN std_logic;
**** DTM_8RBPs model ****	InPadQ12 : IN std_logic;
external ports	<pre>InPadQ13 : IN std_logic;</pre>
ENTITY DTM_8RBPs IS PORT (InPadQ14 : IN std_logic;
CLK: IN std logic;	InPadQ15 : IN std logic;
DRFM0 : IN std_logic;	InPadQOV : IN std_logic;
DRFM1 : IN std_logic;	\InPad~I0\ : IN std_logic;
DRFM2 : IN std_logic;	\InPad~I1\ : IN std_logic;
DRFM3 : IN std_logic;	\InPad~I2\ : IN std_logic;
DRFM4 : IN std_logic;	\InPad~I3\ : IN std_logic;
ENABLE : IN std_logic;	\InPad~I4\ : IN std_logic;
Gain0 : IN std_logic;	\InPad~I5\ : IN std_logic;
Gain1 : IN std_logic;	\InPad~I6\ : IN std_logic;
Gain2 : IN std_logic;	\InPad~I7\: IN std_logic;
Gain3 : IN std_logic;	\InPad~I8\ : IN std_logic;
Inc0 : IN std_logic;	\InPad~I9\ : IN std_logic;
Inc1 : IN std_logic;	\InPad~I10\ : IN std_logic;
Inc2 : IN std_logic;	\InPad~I11\ : IN std_logic;
Inc3 : IN std_logic;	\InPad~I12\ : IN std_logic;
Inc4 : IN std_logic;	\InPad~I13\ : IN std_logic;
InPadI0 : IN std_logic;	\InPad~I14\ : IN std_logic;
InPadI1 : IN std_logic;	\InPad~I15\ : IN std_logic;
InPadI2 : IN std_logic;	\InPad~Q0\ : IN std_logic;
InPadI3 : IN std_logic;	\InPad~Q1\: IN std_logic;
InPadI4 : IN std_logic;	\InPad~Q2\: IN std_logic;
InPadI5 : IN std_logic;	\InPad~Q3\: IN std_logic;
InPadI6 : IN std_logic;	\InPad~Q4\ : IN std_logic;
InPadI7 : IN std_logic;	\InPad~Q5\ : IN std_logic;
InPadI8 : IN std_logic;	\InPad~Q6\ : IN std_logic;
InPadI9 : IN std_logic;	\InPad~Q7\: IN std_logic;
InPadI10 : IN std_logic;	\InPad~Q8\ : IN std_logic;
InPadI11 : IN std_logic;	\InPad~Q9\ : IN std_logic;
InPadI12 : IN std_logic;	\InPad~Q10\ : IN std_logic;
InPadI13 : IN std_logic;	\InPad~Q11\ : IN std_logic;
InPadI14 : IN std_logic;	\InPad~Q12\ : IN std_logic;
InPadI15 : IN std_logic;	\InPad~Q13\ : IN std_logic;
InPadIOV : IN std_logic;	\InPad~Q14\ : IN std_logic;
InPadQ0 : IN std_logic;	\InPad~Q15\ : IN std_logic;
InPadQ1 : IN std_logic;	ODVin : IN std_logic;
InPadQ2 : IN std_logic;	ODVout : OUT std_logic;
InPadQ3 : IN std_logic;	Oper : IN std_logic;
InPadQ4 : IN std_logic;	OutPadIS0 : OUT std_logic;
InPadQ5 : IN std_logic;	OutPadIS1 : OUT std_logic;
InPadQ6 : IN std_logic;	OutPadIS2 : OUT std_logic;
InPadQ7 : IN std_logic;	OutPadIS3 : OUT std_logic;
InPadQ8 : IN std_logic;	OutPadIS4 : OUT std_logic;
InPadQ9 : IN std_logic;	OutPadIS5 : OUT std_logic;

```
OutPadIS6: OUT std logic;
                                                    \OutPad~QS12\: OUT std logic;
        OutPadIS7: OUT std logic;
                                                    \OutPad~OS13\: OUT std logic:
        OutPadIS8: OUT std logic:
                                                    \OutPad~QS14\: OUT std logic;
        OutPadIS9: OUT std logic;
                                                    \OutPad~QS15\: OUT std logic;
                                                    PSV: IN std logic;
        OutPadIS10 : OUT std logic;
        OutPadIS11: OUT std logic;
                                                    RBinSelect0: IN std logic;
        OutPadIS12: OUT std logic;
                                                    RBinSelect1: IN std logic;
        OutPadIS13: OUT std logic;
                                                    RBinSelect2: IN std logic;
        OutPadIS14: OUT std logic;
                                                    UNP: IN std logic;
        OutPadIS15: OUT std logic;
                                                    URB: IN std logic
        OutPadISOV: OUT std logic;
        OutPadQS0: OUT std logic;
                                                    END DTM 8RBPs;
        OutPadQS1: OUT std logic;
        OutPadOS2: OUT std logic;
                                                    -- internal structure
        OutPadQS3: OUT std logic;
                                                    ARCHITECTURE
                                                                                      OF
                                                                         structural
        OutPadQS4 : OUT std logic;
                                            DTM 8RBPs IS
        OutPadQS5 : OUT std logic;
        OutPadQS6: OUT std logic;
                                                    -- COMPONENTS
        OutPadQS7: OUT std logic;
        OutPadQS8: OUT std logic;
                                                    COMPONENT DTM_SigFanout
        OutPadQS9: OUT std logic;
                                                    PORT (
        OutPadQS10: OUT std logic;
                                                            SigIn: IN std logic;
        OutPadQS11: OUT std logic;
                                                            SigOut1: OUT std logic;
        OutPadQS12: OUT std logic;
                                                            SigOut2: OUT std logic
        OutPadQS13: OUT std logic;
                                                    );
                                                    END COMPONENT;
        OutPadQS14: OUT std logic;
        OutPadQS15: OUT std logic;
        OutPadQSOV: OUT std logic;
                                                    COMPONENT
        \OutPad~IS0\: OUT std logic;
                                            CG RangeBinModulator
        \OutPad~IS1\: OUT std logic;
                                                    PORT (
        \OutPad~IS2\: OUT std logic;
                                                            CLK: IN std logic;
        \OutPad~IS3\: OUT std logic;
                                                            DRFM0: IN std logic;
        \OutPad~IS4\: OUT std logic;
                                                            DRFM1: IN std logic;
        \OutPad~IS5\: OUT std logic;
                                                            DRFM2: IN std logic;
        \OutPad~IS6\: OUT std logic;
                                                            DRFM3: IN std logic;
        \OutPad~IS7\: OUT std logic:
                                                            DRFM4: IN std logic:
        \OutPad~IS8\: OUT std logic;
                                                            Gain0: IN std logic;
        \OutPad~IS9\: OUT std logic;
                                                            Gain1: IN std logic;
        \OutPad~IS10\:OUT std logic:
                                                            Gain2: IN std logic;
                                                            Gain3: IN std_logic;
        \OutPad~IS11\:OUT std logic;
        \OutPad~IS12\:OUT std logic;
                                                            I0: IN std logic;
        \OutPad~IS13\:OUT std logic;
                                                            I1 : IN std logic;
        \OutPad~IS14\:OUT std logic;
                                                            I2: IN std logic;
                                                            I3: IN std logic;
        \OutPad~IS15\:OUT std logic;
                                                            I4: IN std logic;
        \OutPad~QS0\:OUT std logic;
        \OutPad~QS1\:OUT std logic;
                                                            I5: IN std logic;
        \OutPad~OS2\:OUT std logic;
                                                            I6: IN std logic;
        \OutPad~QS3\:OUT std logic;
                                                            I7: IN std logic;
        \OutPad~QS4\:OUT std logic;
                                                            I8: IN std logic;
        \OutPad~OS5\:OUT std logic;
                                                            19: IN std logic:
        \OutPad~QS6\:OUT std logic;
                                                            I10: IN std logic;
        \OutPad~QS7\:OUT std logic;
                                                            I11: IN std logic;
        \OutPad~OS8\:OUT std logic;
                                                            I12: IN std logic;
        \OutPad~QS9\:OUT std logic;
                                                            I13: IN std logic;
\OutPad~QS10\:
                           std logic;
                                                            I14: IN std logic;
                   OUT
\OutPad~QS11\: OUT std logic;
                                                            I15: IN std logic;
```

Inc0: IN std logic;	QS11 : OUT std logic;
Inc1 : IN std_logic;	QS12 : OUT std_logic;
Inc2 : IN std_logic;	QS12: OUT std_logic;
Inc3: IN std_logic;	QS14 : OUT std_logic;
Inc4: IN std_logic;	QS14: OUT std_logic;
= •	
IOV: IN std_logic;	QSOV : OUT std_logic;
ISO: OUT std_logic;	UNP : IN std_logic;
IS1 : OUT std_logic;	URB : IN std_logic;
IS2 : OUT std_logic;	\~I0\ : IN std_logic;
IS3 : OUT std_logic;	\~I1\ : IN std_logic;
IS4 : OUT std_logic;	\~I2\ : IN std_logic;
IS5 : OUT std_logic;	\~I3\ : IN std_logic;
IS6 : OUT std logic;	\~I4\ : IN std logic;
IS7: OUT std logic;	\~I5\ : IN std logic;
IS8 : OUT std logic;	\~I6\ : IN std logic;
IS9 : OUT std logic;	\~I7\ : IN std logic;
IS10 : OUT std logic;	\~I8\ : IN std logic;
IS11: OUT std logic;	\~I9\: IN std_logic;
IS12 : OUT std_logic;	\~I10\ : IN std_logic;
IS13: OUT std_logic;	\~I11\: IN std_logic;
_ •	
IS14 : OUT std_logic;	\~I12\ : IN std_logic;
IS15 : OUT std_logic;	\~I13\ : IN std_logic;
ISOV : OUT std_logic;	\~I14\ : IN std_logic;
ODVin: IN std_logic;	\~I15\ : IN std_logic;
ODVout : OUT std_logic;	\~IS0\ : OUT std_logic;
Oper: IN std_logic;	\~IS1\: OUT std_logic;
PRB : IN std_logic;	\~IS2\ : OUT std_logic;
PSV : IN std_logic;	\~IS3\ : OUT std_logic;
Q0 : IN std_logic;	\~IS4\ : OUT std_logic;
Q1 : IN std_logic;	\~IS5\ : OUT std_logic;
Q2 : IN std_logic;	\~IS6\ : OUT std_logic;
Q3 : IN std_logic;	\~IS7\ : OUT std_logic;
Q4 : IN std_logic;	\~IS8\ : OUT std_logic;
Q5 : IN std_logic;	\~IS9\ : OUT std_logic;
Q6: IN std logic;	\~IS10\ : OUT std logic
Q7 : IN std logic;	\~IS11\ : OUT std logic
Q8: IN std logic;	\~IS12\ : OUT std_logic
Q9: IN std logic;	\~IS13\ : OUT std logic
Q10 : IN std logic;	\~IS14\ : OUT std_logic
Q11 : IN std_logic;	\~IS15\ : OUT std logic
Q12 : IN std logic;	\~Q0\ : IN std logic;
Q13: IN std_logic;	\~Q1\: IN std logic;
Q14: IN std_logic;	\~Q2\ : IN std logic;
Q15: IN std_logic;	\~Q3\: IN std_logic;
QOV : IN std_logic;	\~Q4\ : IN std_logic;
QS0: OUT std_logic;	\~Q5\ : IN std_logic;
QS1 : OUT std_logic;	\~Q6\ : IN std_logic;
QS2 : OUT std_logic;	\~Q7\ : IN std_logic;
QS3 : OUT std_logic;	\~Q8\ : IN std_logic;
QS4 : OUT std_logic;	\~Q9\: IN std_logic;
QS5 : OUT std_logic;	\~Q10\ : IN std_logic;
QS6 : OUT std_logic;	\~Q11\ : IN std_logic;
QS7 : OUT std_logic;	\~Q12\ : IN std_logic;
QS8 : OUT std_logic;	\sim Q13\: IN std_logic;
QS9 : OUT std_logic;	\~Q14\ : IN std_logic;
QS10 : OUT std_logic;	\sim Q15\: IN std_logic;

```
\~QS0\:OUT std logic;
                                                   SIGNAL N1189: std logic;
        \~OS1\: OUT std logic;
                                                   SIGNAL N1188: std logic;
        \~QS2\: OUT std logic;
                                                   SIGNAL N1187: std logic;
        \~QS3\:OUT std logic;
                                                   SIGNAL N1186: std logic;
        \~OS4\: OUT std logic;
                                                   SIGNAL N1185 : std logic;
        \~QS5\: OUT std logic;
                                                   SIGNAL N1184: std logic;
        \~QS6\: OUT std logic;
                                                   SIGNAL N1183: std logic;
        \~QS7\: OUT std logic;
                                                   SIGNAL N1182: std logic;
        \~QS8\:OUT std logic;
                                                   SIGNAL N1181: std logic;
        \~QS9\: OUT std logic;
                                                   SIGNAL N1175: std logic;
        \~QS10\: OUT std logic;
                                                   SIGNAL N1139: std logic;
        \~QS11\: OUT std logic;
                                                   SIGNAL N1138 : std logic;
        \~QS12\: OUT std logic;
                                                   SIGNAL N1137 : std logic;
        \~OS13\: OUT std logic;
                                                   SIGNAL N1136 : std logic;
        \~QS14\: OUT std logic;
                                                   SIGNAL N1135: std logic;
        \~QS15\: OUT std logic
                                                   SIGNAL N1134: std logic;
                                                   SIGNAL N1133: std logic;
END COMPONENT;
                                                   SIGNAL N1132 : std logic;
                                                   SIGNAL N1124: std logic;
COMPONENT BO 3to8DECODER
                                                   SIGNAL N1113: std_logic;
PORT (
                                                   SIGNAL N1112 : std logic;
        D0: OUT std logic;
                                                   SIGNAL N1111: std logic;
        D1: OUT std logic;
                                                   SIGNAL N1110: std logic;
        D2: OUT std logic;
                                                   SIGNAL N1101 : std logic;
                                                   SIGNAL N1088 : std logic;
        D3: OUT std logic;
        D4: OUT std logic;
                                                   SIGNAL N1087: std logic;
        D5: OUT std logic;
                                                   SIGNAL N1086: std logic;
        D6: OUT std logic;
                                                   SIGNAL N1085 : std logic;
        D7: OUT std logic;
                                                   SIGNAL N1084: std logic;
        Enable: IN std logic;
                                                   SIGNAL N1083: std logic;
        Select0: IN std logic;
                                                   SIGNAL N1082: std logic;
        Select1: IN std_logic;
                                                   SIGNAL N1081: std logic;
        Select2: IN std logic
                                                   SIGNAL N1080: std logic;
                                                   SIGNAL N1079: std logic;
END COMPONENT:
                                                   SIGNAL N1073: std logic;
                                                   SIGNAL N1072 : std logic:
-- SIGNALS
                                                   SIGNAL N1071: std logic;
                                                   SIGNAL N1061: std logic;
                                                   SIGNAL N1060: std logic;
SIGNAL N1271 : std logic;
SIGNAL N1270 : std logic;
                                                   SIGNAL N1059: std logic;
SIGNAL N1269: std logic;
                                                   SIGNAL N1058: std logic;
                                                   SIGNAL N1057: std_logic;
SIGNAL N1268: std logic;
SIGNAL N1267: std logic;
                                                   SIGNAL N1055: std logic;
                                                   SIGNAL N1054: std logic;
SIGNAL N1266: std logic;
                                                   SIGNAL N1053 : std logic;
SIGNAL N1265 : std logic;
SIGNAL N1264 : std logic;
                                                   SIGNAL N1052 : std logic;
SIGNAL N1259 : std logic;
                                                   SIGNAL N1051: std logic;
                                                   SIGNAL N1035 : std logic;
SIGNAL N1258 : std logic;
SIGNAL N1257: std logic;
                                                   SIGNAL N1034: std logic;
SIGNAL N1256 : std logic;
                                                   SIGNAL N1033 : std logic;
SIGNAL N1254: std logic;
                                                   SIGNAL N1032 : std logic;
SIGNAL N1209: std logic;
                                                   SIGNAL N1031: std logic;
SIGNAL N1208 : std logic;
                                                   SIGNAL N1030 : std logic;
SIGNAL N1207 : std_logic;
                                                   SIGNAL N1029 : std_logic;
SIGNAL N1206: std logic;
                                                   SIGNAL N1028: std logic;
                                                   SIGNAL N1027: std logic;
SIGNAL N1205 : std logic;
```

SIGNAL N903 : std_logic;	SIGNAL N806 : std_logic;
SIGNAL N904: std_logic;	SIGNAL N807 : std_logic;
SIGNAL N904 : std_logic;	SIGNAL N808 : std_logic;
SIGNAL N906: std_logic;	SIGNAL N809 : std_logic;
SIGNAL N907 : std_logic;	SIGNAL N810 : std_logic;
SIGNAL N917 : std_logic;	SIGNAL N811 : std_logic;
SIGNAL N918 : std_logic;	SIGNAL N812 : std_logic;
SIGNAL N919 : std_logic;	SIGNAL N813 : std_logic;
SIGNAL N925 : std_logic;	SIGNAL N814 : std_logic;
SIGNAL N926 : std_logic;	SIGNAL N815 : std_logic;
SIGNAL N927 : std_logic;	SIGNAL N817 : std_logic;
SIGNAL N928 : std_logic;	SIGNAL N818 : std_logic;
SIGNAL N929 : std_logic;	SIGNAL N819 : std_logic;
SIGNAL N930 : std_logic;	SIGNAL N820 : std_logic;
SIGNAL N931 : std_logic;	SIGNAL N821 : std_logic;
SIGNAL N932 : std_logic;	SIGNAL N822 : std_logic;
SIGNAL N933 : std_logic;	SIGNAL N823 : std_logic;
SIGNAL N934 : std_logic;	SIGNAL N832 : std_logic;
SIGNAL N952 : std_logic;	SIGNAL N833 : std_logic;
SIGNAL N954 : std_logic;	SIGNAL N834 : std_logic;
SIGNAL N955 : std_logic;	SIGNAL N839 : std_logic;
SIGNAL N956 : std_logic;	SIGNAL N840 : std_logic;
SIGNAL N957 : std_logic;	SIGNAL N841 : std_logic;
SIGNAL N958 : std_logic;	SIGNAL N842 : std_logic;
SIGNAL N959 : std_logic;	SIGNAL N843 : std_logic;
SIGNAL N970 : std_logic;	SIGNAL N844 : std_logic;
SIGNAL N978 : std_logic;	SIGNAL N845 : std_logic;
SIGNAL N979 : std_logic;	SIGNAL N846 : std_logic;
SIGNAL N980 : std_logic;	SIGNAL N847 : std_logic;
SIGNAL N981 : std_logic;	SIGNAL N848 : std_logic;
SIGNAL N982 : std_logic;	SIGNAL N850 : std_logic;
SIGNAL N983 : std_logic;	SIGNAL N851 : std_logic;
SIGNAL N984 : std_logic;	SIGNAL N852 : std_logic;
SIGNAL N985 : std_logic;	SIGNAL N853 : std_logic;
SIGNAL N988 : std_logic;	SIGNAL N854 : std_logic;
SIGNAL N993 : std_logic;	SIGNAL N855 : std_logic;
SIGNAL N994 : std_logic;	SIGNAL N856 : std_logic;
SIGNAL N995 : std_logic;	SIGNAL N865 : std_logic;
SIGNAL N996 : std_logic;	SIGNAL N867 : std_logic;
SIGNAL N997 : std_logic;	SIGNAL N870 : std_logic;
SIGNAL N998 : std_logic;	SIGNAL N872 : std_logic;
SIGNAL N999 : std_logic;	SIGNAL N882 : std_logic;
SIGNAL N1000 : std_logic;	SIGNAL N883 : std_logic;
SIGNAL N1001 : std_logic;	SIGNAL N884 : std_logic;
SIGNAL N1002 : std_logic;	SIGNAL N885 : std_logic;
SIGNAL N1004 : std_logic;	SIGNAL N886 : std_logic;
SIGNAL N1005 : std_logic;	SIGNAL N888 : std_logic;
SIGNAL N1006 : std_logic;	SIGNAL N889 : std_logic;
SIGNAL N1007: std_logic;	SIGNAL N890 : std_logic;
SIGNAL N1008 : std_logic;	SIGNAL N891 : std_logic;
SIGNAL N1009 : std_logic;	SIGNAL N892 : std_logic;
SIGNAL N1000 : std_logic;	SIGNAL N893 : std_logic;
SIGNAL N1019 : std_logic;	SIGNAL N894 : std_logic;
SIGNAL N1020 : std_logic;	SIGNAL N895 : std_logic;
SIGNAL N1021 : std_logic;	SIGNAL N896 : std_logic;
SIGNAL N1024 : std_logic;	SIGNAL N902 : std_logic;

CICNAL N700 and logica	CICNAL NGOO , and la min.
SIGNAL N798 : std_logic;	SIGNAL N682 : std_logic;
SIGNAL N790 : std_logic;	SIGNAL N681 : std_logic;
SIGNAL N789 : std_logic;	SIGNAL N678 : std_logic;
SIGNAL N788 : std_logic;	SIGNAL N669 : std_logic;
SIGNAL N787 : std_logic;	SIGNAL N668 : std_logic;
SIGNAL N786 : std_logic;	SIGNAL N667 : std_logic;
SIGNAL N785 : std_logic;	SIGNAL N666 : std_logic;
SIGNAL N784 : std logic;	SIGNAL N665 : std logic;
SIGNAL N783 : std logic;	SIGNAL N661 : std logic;
SIGNAL N782 : std_logic;	SIGNAL N660 : std_logic;
SIGNAL N781 : std_logic;	SIGNAL N659 : std_logic;
SIGNAL N780 : std_logic;	SIGNAL N658 : std_logic;
SIGNAL N770 : std_logic;	SIGNAL N657 : std_logic;
= 0 /	
SIGNAL N769 : std_logic;	SIGNAL N656 : std_logic;
SIGNAL N768 : std_logic;	SIGNAL N655 : std_logic;
SIGNAL N767 : std_logic;	SIGNAL N654 : std_logic;
SIGNAL N766 : std_logic;	SIGNAL N653 : std_logic;
SIGNAL N764 : std_logic;	SIGNAL N652 : std_logic;
SIGNAL N762 : std_logic;	SIGNAL N648 : std_logic;
SIGNAL N761 : std_logic;	SIGNAL N644 : std_logic;
SIGNAL N760 : std logic;	SIGNAL N616 : std logic;
SIGNAL N759 : std logic;	SIGNAL N615 : std logic;
SIGNAL N758 : std logic;	SIGNAL N614 : std logic;
SIGNAL N757 : std logic;	SIGNAL N613 : std logic;
SIGNAL N756 : std_logic;	SIGNAL N612 : std logic;
SIGNAL N755 : std logic;	SIGNAL N611 : std logic;
SIGNAL N754 : std logic;	SIGNAL N608 : std logic;
SIGNAL N742 : std_logic;	SIGNAL N607 : std_logic;
SIGNAL N741 : std logic;	SIGNAL N606 : std logic;
SIGNAL N740 : std logic;	SIGNAL N605 : std logic;
SIGNAL N739 : std_logic;	SIGNAL N604 : std_logic;
SIGNAL N738 : std logic;	SIGNAL N603 : std logic;
SIGNAL N737 : std_logic;	SIGNAL N602 : std logic;
SIGNAL N736 : std_logic;	SIGNAL N601 : std_logic;
SIGNAL N735 : std_logic;	SIGNAL N600 : std logic;
SIGNAL N734 : std_logic;	SIGNAL N595 : std_logic;
SIGNAL N734 : std_logic;	SIGNAL N593 : std_logic;
SIGNAL N731 : std_logic;	SIGNAL N592 : std_logic;
= 0 /	
SIGNAL N730 : std_logic;	SIGNAL N591 : std_logic;
SIGNAL N729: std_logic;	SIGNAL N590 : std_logic;
SIGNAL N728 : std_logic;	SIGNAL N589 : std_logic;
SIGNAL N718 : std_logic;	SIGNAL N573 : std_logic;
SIGNAL N717 : std_logic;	SIGNAL N572 : std_logic;
SIGNAL N716 : std_logic;	SIGNAL N571 : std_logic;
SIGNAL N714 : std_logic;	SIGNAL N570 : std_logic;
SIGNAL N710 : std_logic;	SIGNAL N569 : std_logic;
SIGNAL N709 : std_logic;	SIGNAL N568 : std_logic;
SIGNAL N708 : std_logic;	SIGNAL N567 : std_logic;
SIGNAL N707 : std_logic;	SIGNAL N566 : std_logic;
SIGNAL N706 : std_logic;	SIGNAL N565 : std_logic;
SIGNAL N705 : std_logic;	SIGNAL N561 : std_logic;
SIGNAL N704 : std_logic;	SIGNAL N559 : std_logic;
SIGNAL N703 : std_logic;	SIGNAL N556 : std_logic;
SIGNAL N695 : std_logic;	SIGNAL N555 : std_logic;
SIGNAL N684 : std_logic;	SIGNAL N554 : std_logic;
SIGNAL N683 : std_logic;	SIGNAL N553 : std_logic;
	= •

SIGNAL N552 : std logic;	SIGNAL N411 : std_logic;
SIGNAL N551 : std logic;	SIGNAL N408 : std logic;
SIGNAL N550 : std logic;	SIGNAL N405 : std_logic;
SIGNAL N549 : std_logic;	SIGNAL N403 : std_logic;
_ · ·	= •
SIGNAL N543 : std_logic;	SIGNAL N394 : std_logic;
SIGNAL N542 : std_logic;	SIGNAL N393 : std_logic;
SIGNAL N541 : std_logic;	SIGNAL N392 : std_logic;
SIGNAL N530 : std_logic;	SIGNAL N391 : std_logic;
SIGNAL N529 : std_logic;	SIGNAL N390 : std_logic;
SIGNAL N528 : std_logic;	SIGNAL N389 : std_logic;
SIGNAL N526 : std_logic;	SIGNAL N388 : std_logic;
SIGNAL N523 : std_logic;	SIGNAL N386 : std_logic;
SIGNAL N522 : std_logic;	SIGNAL N385 : std_logic;
SIGNAL N521 : std_logic;	SIGNAL N384 : std_logic;
SIGNAL N520 : std_logic;	SIGNAL N383 : std_logic;
SIGNAL N519 : std_logic;	SIGNAL N382 : std_logic;
SIGNAL N518 : std logic;	SIGNAL N381 : std logic;
SIGNAL N517 : std logic;	SIGNAL N380 : std logic;
SIGNAL N516: std logic;	SIGNAL N379 : std logic;
SIGNAL N508 : std logic;	SIGNAL N378 : std logic;
SIGNAL N497 : std logic;	SIGNAL N377 : std logic;
SIGNAL N496 : std logic;	SIGNAL N372 : std logic;
SIGNAL N495 : std logic;	SIGNAL N369 : std logic;
SIGNAL N494 : std logic;	SIGNAL N368 : std_logic;
SIGNAL N490 : std logic;	SIGNAL N367 : std_logic;
SIGNAL N470 : std_logic;	SIGNAL N366 : std_logic;
SIGNAL N472 : std_logic;	SIGNAL N366 : std_logic;
	_ ~ .
SIGNAL N460 : std_logic;	SIGNAL N364: std_logic;
SIGNAL N469 : std_logic;	SIGNAL N363 : std_logic;
SIGNAL N468 : std_logic;	SIGNAL N362 : std_logic;
SIGNAL N467 : std_logic;	SIGNAL N354 : std_logic;
SIGNAL N466 : std_logic;	SIGNAL N343 : std_logic;
SIGNAL N465 : std_logic;	SIGNAL N342 : std_logic;
SIGNAL N464 : std_logic;	SIGNAL N341 : std_logic;
SIGNAL N463 : std_logic;	SIGNAL N340 : std_logic;
SIGNAL N457 : std_logic;	SIGNAL N336 : std_logic;
SIGNAL N456 : std_logic;	SIGNAL N318 : std_logic;
SIGNAL N455 : std_logic;	SIGNAL N317 : std_logic;
SIGNAL N445 : std_logic;	SIGNAL N316 : std_logic;
SIGNAL N444 : std_logic;	SIGNAL N315 : std_logic;
SIGNAL N443 : std_logic;	SIGNAL N314 : std_logic;
SIGNAL N442 : std_logic;	SIGNAL N313 : std_logic;
SIGNAL N441 : std logic;	SIGNAL N312 : std logic;
SIGNAL N439 : std logic;	SIGNAL N311 : std logic;
SIGNAL N438 : std_logic;	SIGNAL N310 : std_logic;
SIGNAL N437 : std logic;	SIGNAL N309 : std_logic;
SIGNAL N436 : std_logic;	SIGNAL N303 : std_logic;
SIGNAL N435 : std_logic;	SIGNAL N302 : std_logic;
SIGNAL N419 : std logic;	SIGNAL N301 : std logic;
SIGNAL N419 : std_logic;	SIGNAL N301 : std_logic;
SIGNAL N416 : std_logic;	SIGNAL N291 : std_logic;
SIGNAL N417 : std_logic;	SIGNAL N290 : std_logic;
SIGNAL N416 : std_logic; SIGNAL N415 : std_logic;	SIGNAL N289 : std_logic;
SIGNAL N413 : std_logic; SIGNAL N414 : std_logic;	
	SIGNAL N285 : std_logic;
SIGNAL N413 : std_logic;	SIGNAL N285: std_logic;
SIGNAL N412 : std_logic;	SIGNAL N284 : std_logic;
110	

```
SIGNAL N283: std logic;
                                                   SIGNAL N165: std logic;
SIGNAL N282 : std logic;
                                                   SIGNAL N164: std logic;
SIGNAL N281: std logic:
                                                   SIGNAL N163: std logic:
SIGNAL N265: std logic;
                                                   SIGNAL N162: std logic;
SIGNAL N264 : std logic;
                                                   SIGNAL N161 : std logic;
SIGNAL N263: std logic;
                                                   SIGNAL N160: std logic;
SIGNAL N262: std logic;
                                                   SIGNAL N159: std logic;
                                                  SIGNAL N158: std logic;
SIGNAL N261: std logic;
SIGNAL N260: std logic;
                                                   SIGNAL N157: std logic;
SIGNAL N259: std logic;
                                                   SIGNAL N156: std logic;
SIGNAL N258: std logic;
                                                   SIGNAL N155: std logic;
SIGNAL N257: std logic;
                                                   SIGNAL N149: std logic;
SIGNAL N254: std logic;
                                                   SIGNAL N148: std logic;
SIGNAL N251: std logic;
                                                   SIGNAL N147: std logic;
SIGNAL N249: std logic;
                                                   SIGNAL N137: std logic;
SIGNAL N240 : std logic;
                                                   SIGNAL N136 : std logic;
SIGNAL N239: std logic;
                                                   SIGNAL N135 : std logic;
SIGNAL N238: std logic;
                                                   SIGNAL N134: std logic;
SIGNAL N237: std logic;
                                                   SIGNAL N133 : std logic;
SIGNAL N236: std logic;
                                                   SIGNAL N100: std logic;
SIGNAL N235 : std logic;
                                                  SIGNAL N95 : std logic;
SIGNAL N234: std logic;
                                                   SIGNAL N86: std logic;
SIGNAL N232 : std logic;
                                                   SIGNAL N85: std logic;
SIGNAL N231 : std logic;
                                                  SIGNAL N84 : std logic:
SIGNAL N230 : std logic:
                                                   SIGNAL N83: std logic:
                                                   SIGNAL N82: std logic;
SIGNAL N229: std logic;
SIGNAL N228 : std logic;
                                                   SIGNAL N81: std logic;
SIGNAL N227: std logic;
                                                   SIGNAL N80 : std logic;
SIGNAL N226: std logic;
                                                   SIGNAL N78: std logic;
SIGNAL N225: std logic;
                                                   SIGNAL N77: std logic;
SIGNAL N224: std logic;
                                                   SIGNAL N76: std logic;
SIGNAL N223: std logic;
                                                   SIGNAL N75: std logic;
SIGNAL N218: std logic;
                                                   SIGNAL N74: std logic;
SIGNAL N215: std logic;
                                                   SIGNAL N73: std logic;
SIGNAL N214: std logic;
                                                   SIGNAL N72 : std logic;
SIGNAL N213: std logic:
                                                   SIGNAL N71: std logic:
SIGNAL N212: std logic;
                                                   SIGNAL N70: std logic;
SIGNAL N211: std logic;
                                                   SIGNAL N69: std logic;
SIGNAL N210 : std logic:
                                                   SIGNAL N64: std logic:
SIGNAL N209: std logic;
                                                   SIGNAL N28: std logic;
                                                   SIGNAL N25: std logic;
SIGNAL N208: std logic;
SIGNAL N200: std logic;
                                                   SIGNAL N22: std logic;
                                                   SIGNAL N19: std logic;
SIGNAL N189: std logic;
                                                   SIGNAL N16: std logic;
SIGNAL N188: std logic;
SIGNAL N187: std logic;
                                                   SIGNAL N13: std logic;
SIGNAL N186: std logic;
                                                   SIGNAL N10: std logic;
SIGNAL N182 : std logic;
                                                   SIGNAL N7: std logic;
SIGNAL N174: std logic;
                                                   SIGNAL N4: std logic;
SIGNAL N173: std logic;
                                                   SIGNAL N1: std logic;
SIGNAL N172: std logic;
SIGNAL N171: std logic;
                                                   -- INSTANCES
SIGNAL N170 : std logic;
                                                   BEGIN
SIGNAL N169: std logic;
                                                   DTM SigFanout 21: DTM SigFanout
SIGNAL N168: std_logic;
                                           PORT MAP(
SIGNAL N167: std logic;
                                                           SigIn => Gain3,
SIGNAL N166: std logic;
                                                           SigOut1 => N1,
```

SigOut2 => N1257	DRFM3 => N166,
);	$DRFM4 \Rightarrow N165$
DTM_SigFanout_28 : DTM_SigFanout	$Gain0 \Rightarrow N10$,
PORT MAP($Gain1 \Rightarrow N7$,
$SigIn \Rightarrow Gain2,$	Gain2 => N4,
SigOut1 => N4,	$Gain3 \Rightarrow N1,$
$SigOut2 \Rightarrow N1258$	I0 => N148,
);	I1 => N147,
DTM_SigFanout_29 : DTM_SigFanout	I2 => N257,
PORT MAP(I3 => N258,
$SigIn \Rightarrow Gain1$,	I4 => N259,
$SigOut1 \Rightarrow N7$,	I5 => N260,
$SigOut2 \Rightarrow N1259$	I6 => N261,
);	I7 => N262,
DTM_SigFanout_30 : DTM_SigFanout	18 => N263,
PORT MAP(19 => N264,
$SigIn \Rightarrow Gain0,$	I10 => N265,
$SigOut1 \Rightarrow N10,$	I11 => N137
SigOut2 => N1256	I12 => N136,
);	I13 => N135
DTM SigFanout 22 : DTM SigFanout	I14 => N134
PORT MAP(115 => N133
$SigIn \Rightarrow CLK$,	Inc0 => N173,
SigOut1 => N13,	Inc1 => N172,
SigOut2 => N1254	Inc2 => N171,
);	Inc3 => N170,
DTM SigFanout 23 : DTM SigFanout	Inc4 => N174,
PORT MAP($IOV \Rightarrow N251$,
SigIn => URB,	IS0 => OutPadIS0,
SigOut1 => N16,	IS1 => OutPadIS1,
SigOut2 => N1020	IS2 => OutPadIS2,
);	IS3 => OutPadIS3,
DTM SigFanout 24 : DTM SigFanout	IS4 => OutPadIS4,
PORT MAP(IS5 => OutPadIS5,
SigIn => PSV,	IS6 => OutPadIS6,
SigOut1 => N19,	IS7 => OutPadIS7,
SigOut2 => N954	IS8 => OutPadIS8,
);	IS9 => OutPadIS9,
DTM SigFanout 25 : DTM SigFanout	IS10 => OutPadIS10,
PORT MAP(IS11 => OutPadIS11,
SigIn => UNP,	$IS12 \Rightarrow OutPadIS12$,
SigOut1 => N22,	$IS13 \Rightarrow OutPadIS13$,
SigOut2 => N1101	IS14 => OutPadIS14,
);	$IS15 \Rightarrow OutPadIS15$,
DTM SigFanout 26 : DTM SigFanout	ISOV => OutPadISOV,
PORT MAP(ODVin => N28,
SigIn => Oper,	ODVout => ODVout,
SigOut1 => N25,	Oper \Rightarrow N25,
SigOut2 => N955	PRB => N1271,
);	$PSV \Rightarrow N19,$
CG RangeBinModulator 8 :	Q0 => N164,
CG_RangeBinModulator_PORT MAP(Q1 = N164, $Q1 = N163$,
CLK => N13,	Q1 = N163, $Q2 = N162$,
DRFM0 => N169,	Q2 = N102, Q3 = N161,
DRFM0 => N169, DRFM1 => N168,	Q3 = N101, $Q4 = N160$,
DRFM1 => N168, DRFM2 => N167,	Q4 = N100, $Q5 = N159$,
DRFW12 -> N10/,	Q3 -> N139,

```
Q6 => N158,
                                                                \simIS10\rightarrowOutPad\simIS10\rightarrow
O7 => N157,
                                                                \simIS11\ => \OutPad~IS11\,
Q8 => N156,
                                                                \simIS12\rightarrowOutPad\simIS12\rightarrow
Q9 => N155,
                                                                \sim IS13 = \Delta \sim IS13
O10 => N281,
                                                                \simIS14\rightarrowOutPad\simIS14\rightarrow
Q11 => N282,
                                                                \simIS15\rightarrow OutPad\simIS15\rightarrow
Q12 => N283,
                                                                \sim Q0 => N95
O13 => N284
                                                                \simO1\rightarrowN215.
Q14 => N285,
                                                                \sim Q2 => N214,
Q15 => N149,
                                                                \sim Q3 => N213,
QOV => N100,
                                                                \sim Q4 => N212,
QS0 => OutPadQS0,
                                                                \sim Q5 => N211
QS1 \Rightarrow OutPadQS1,
                                                                \simQ6\ => N210,
OS2 => OutPadOS2,
                                                                \simO7\ => N209.
QS3 \Rightarrow OutPadQS3,
                                                                \sim Q8 => N208
QS4 => OutPadQS4,
                                                                \sim Q9 => N86
QS5 \Rightarrow OutPadQS5,
                                                                \sim Q10 => N85,
QS6 \Rightarrow OutPadQS6,
                                                                \sim Q11 => N84,
QS7 \Rightarrow OutPadQS7,
                                                                \sim Q12 => N83
QS8 => OutPadQS8,
                                                                \sim Q13 => N82,
QS9 \Rightarrow OutPadQS9,
                                                                \sim Q14 => N81
QS10 \Rightarrow OutPadQS10,
                                                                \sim Q15 => N80,
QS11 => OutPadQS11,
                                                                \sim QS0 => \Omega QS0,
                                                                \simQS1=> \OutPad\simQS1,
QS12 \Rightarrow OutPadQS12,
QS13 => OutPadQS13,
                                                                \simQS2\rightarrow OutPad\simQS2\rightarrow
QS14 => OutPadQS14,
                                                                \simQS3=> \OutPad\simQS3,
QS15 \Rightarrow OutPadQS15,
                                                                \simQS4\ => \OutPad\simQS4\,
                                                                \sim QS5 = \operatorname{OutPad} QS5
QSOV => OutPadQSOV,
UNP => N22,
                                                                \sim QS6 = \operatorname{OutPad} QS6,
URB \Rightarrow N16
                                                                \sim QS7 => \Omega Pad \sim QS7
                                                                \sim QS8 = \Delta QS8,
\sim I0 => N200
\sim I1 => N78,
                                                                \simQS9\ => \OutPad\simQS9\,
\sim I2 => N77
                                                                \simQS10\ => \OutPad\simQS10\,
\sim I3 => N76,
                                                                \simQS11\ => \OutPad\simQS11\,
\sim I4 => N75
                                                                \simQS12\rightarrow \OutPad\simQS12\rightarrow,
\sim 15 => N74.
                                                                \simQS13\implies \OutPad\simQS13\implies
\sim 16 => N73
                                                                \simQS14\rightarrow \OutPad\simQS14\rightarrow,
\sim I7 => N72
                                                                \simQS15\implies \OutPad\simQS15\implies
\sim 18 = N71.
                                                      CG RangeBinModulator_7
\sim 19 = N70,
                                            CG RangeBinModulator PORT MAP(
\sim I10 = N69
                                                                CLK => N13,
\sim I111 => N189
\sim I12 => N188,
                                                                DRFM0 => N169,
\sim I13 => N187,
                                                                DRFM1 => N168,
\sim 114 => N186,
                                                                DRFM2 => N167,
\sim I15 => N64
                                                                DRFM3 => N166,
\simIS0=> \cupOutPad\simIS0,
                                                                DRFM4 => N165,
\simIS1=> \cupOutPad\simIS1,
                                                                Gain0 \Rightarrow N10,
\simIS2=> \cupOutPad\simIS2,
                                                                Gain1 \Rightarrow N7,
\simIS3=> \OutPad\simIS3,
                                                                Gain2 \Rightarrow N4
\simIS4=> \cupOutPad\simIS4,
                                                                Gain3 => N1,
\simIS5=> \cupOutPad\simIS5,
                                                                10 => N302
\simIS6=> \cupOutPad\simIS6\setminus,
                                                                I1 => N301.
\simIS7=> \cupOutPad\simIS7\setminus,
                                                                I2 => N411,
\sim IS8 = \operatorname{OutPad} S8,
                                                                I3 => N412,
\sim IS9 = \operatorname{OutPad} S9,
                                                                I4 => N413
```

I5 => N414,	QS0 => N164,
16 => N415,	QS1 => N163,
· · · · · · · · · · · · · · · · · · ·	-
$17 \Rightarrow N416,$	QS2 => N162,
I8 => N417,	QS3 => N161,
19 => N418,	QS4 => N160,
I10 => N419,	QS5 => N159,
I11 => N291,	QS6 => N158,
I12 => N290,	QS7 => N157,
I13 => N289,	QS8 => N156,
I14 => N288,	QS9 => N155,
I15 => N287,	QS10 => N281,
Inc0 => N173,	QS11 => N282,
Inc1 => N172,	QS12 => N283,
Inc2 => N171,	
	QS13 => N284,
Inc3 => N170,	QS14 => N285,
$Inc4 \Rightarrow N174,$	QS15 => N149,
$IOV \Rightarrow N405,$	$QSOV \Rightarrow N100,$
$IS0 \Rightarrow N148,$	$UNP \Rightarrow N22$,
IS1 => N147,	$URB \Rightarrow N16,$
IS2 => N257,	$\sim I0 => N354$,
IS3 => N258,	$\sim I1 => N232$
IS4 => N259,	$\sim I2 => N231$,
IS5 => N260,	$\sim 13 => N230$,
IS6 => N261,	$\sim I4 => N229$
IS7 => N262,	$\sim 15 = N228$
$IS8 \Rightarrow N263,$	$\sim 16 => N227,$
IS9 => N264,	\~I7\ => N226,
$IS10 \Rightarrow N265,$	\~I8\ => N225,
IS11 => N137,	\sim I9 $\stackrel{>}{=}$ N224,
IS12 => N136,	$\sim I10 => N223$,
IS13 => N135,	$\sim I11 => N343$,
IS14 => N134,	$\sim I12 => N342,$
IS15 => N133,	$\sim I13 => N341$,
$ISOV \Rightarrow N251$,	$\sim I14 => N340$
ODVin => N182,	$\sim I15 => N218$,
ODVout => N28,	\sim IS0 $=>$ N200,
Oper => N25,	\sim IS1 $=>$ N78,
PRB => N1270,	$\sim IS2 = N77,$
$PSV \Rightarrow N19,$ $O0 \Rightarrow N219$	$\langle \text{-IS3} \rangle => N76,$
$Q0 \Rightarrow N318,$	\~IS4\ => N75,
$Q1 \Rightarrow N317,$	\~IS5\ => N74,
$Q2 \Rightarrow N316,$	\~IS6\ => N73,
Q3 => N315,	\sim IS7 $=>$ N72,
Q4 => N314,	\sim IS8 $=>$ N71,
Q5 => N313,	\sim IS9 $=>$ N70,
Q6 => N312,	\sim IS10 \rightarrow N69,
Q7 => N311,	\sim IS11 \rightarrow N189,
Q8 => N310,	\sim IS12 \rightarrow N188,
Q9 => N309,	\sim IS13 ${}=>$ N187,
Q10 => N435,	$\sim IS14 => N186,$
Q11 => N436,	\sim IS15\ => N64,
Q12 => N437,	$\sim Q0 = N249$
Q12 = N437, $Q13 = N438$,	$\sim Q0 = N249$, $\sim Q1 = N369$,
Q14 => N439,	$\langle Q2 \rangle => N368,$
Q15 => N303,	\sim Q3\ => N367,
$QOV \Rightarrow N254,$	$\sim Q4 => N366,$

$\sim Q5 = N365$	Inc0 => N173,
$\sim Q6 = N364$	Inc1 => N172,
$\sim Q7 = N363$	Inc2 => N171,
$\sim 28 = N362$	Inc3 => N170,
$\sim Q9 = N240$	Inc4 => N174,
\~Q10\ => N239,	$IOV \Rightarrow N559$,
$\sim Q11 = N238$	IS0 => N302,
$\langle Q12 \rangle = N237,$	IS1 => N301,
\~Q13\ => N236,	IS2 => N411,
\~Q14\ => N235,	IS3 => N412,
$\sim Q15 = N234,$	IS4 => N413,
\sim QS0 \sim N95,	IS5 => N414,
\sim QS1 $\stackrel{>}{=}$ N215,	IS6 => N415,
\sim QS2 $\stackrel{>}{=}$ N214,	IS7 => N416,
$\sim QS3 = N213$,	IS8 => N417,
\sim QS4\ => N212,	IS9 => N418,
\sim QS5\ => N211,	IS10 => N419,
\sim QS6 \backslash => N210,	IS11 => N291
$\sim QS7 => N209$	IS12 => N290,
$\sim QS8 = N208$	IS13 => N289,
\~QS9\=> N86,	IS14 => N288,
$\sim QS10 = N85$,	$IS14 \Rightarrow N288$, $IS15 \Rightarrow N287$,
\~QS11\=> N84,	ISOV => N405,
$\c QS12 > N83,$	ODV in => N336,
$\c QS13 \ = N82,$	$ODVout \Rightarrow N182,$
\sim QS14 \rightarrow N81,	Oper \Rightarrow N25,
\~QS15\ => N80	PRB => N1269,
);	$PSV \Rightarrow N19$
),	$137 \rightarrow 1117$
CG_RangeBinModulator_6 :	Q0 => N472,
CG_RangeBinModulator_6 :	Q0 => N472,
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP($Q0 \Rightarrow N472,$ $Q1 \Rightarrow N471,$ $Q2 \Rightarrow N470,$
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP($Q0 \Rightarrow N472,$ $Q1 \Rightarrow N471,$ $Q2 \Rightarrow N470,$ $Q3 \Rightarrow N469,$
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468,
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467,
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP(CLK => N13, DRFM0 => N169, DRFM1 => N168, DRFM2 => N167, DRFM3 => N166,	Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466,
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465,
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464,
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463,
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589,
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590,
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591,
CG_RangeBinModulator_6 : CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(CLK => N13, DRFM0 => N169, DRFM1 => N168, DRFM2 => N167, DRFM3 => N166, DRFM4 => N165, Gain0 => N10, Gain1 => N7, Gain2 => N4, Gain3 => N1, I0 => N456, I1 => N455, I2 => N565, I3 => N566, I4 => N567, I5 => N568,	Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(CLK => N13, DRFM0 => N169, DRFM1 => N168, DRFM2 => N167, DRFM3 => N166, DRFM4 => N165, Gain0 => N10, Gain1 => N7, Gain2 => N4, Gain3 => N1, I0 => N456, I1 => N455, I2 => N565, I3 => N566, I4 => N567, I5 => N568, I6 => N569,	Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318, QS1 => N317,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(CLK => N13, DRFM0 => N169, DRFM1 => N168, DRFM2 => N167, DRFM3 => N166, DRFM4 => N165, Gain0 => N10, Gain1 => N7, Gain2 => N4, Gain3 => N1, I0 => N456, I1 => N455, I2 => N565, I3 => N566, I4 => N567, I5 => N568,	Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318, QS1 => N317, QS2 => N316,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(CLK => N13, DRFM0 => N169, DRFM1 => N168, DRFM2 => N167, DRFM3 => N166, DRFM4 => N165, Gain0 => N10, Gain1 => N7, Gain2 => N4, Gain3 => N1, I0 => N456, I1 => N455, I2 => N565, I3 => N566, I4 => N567, I5 => N568, I6 => N569,	Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318, QS1 => N317,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(CLK => N13, DRFM0 => N169, DRFM1 => N168, DRFM2 => N167, DRFM3 => N166, DRFM4 => N165, Gain0 => N10, Gain1 => N7, Gain2 => N4, Gain3 => N1, I0 => N456, I1 => N455, I2 => N565, I3 => N566, I4 => N567, I5 => N568, I6 => N569, I7 => N570,	Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318, QS1 => N317, QS2 => N316,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(CLK => N13, DRFM0 => N169, DRFM1 => N168, DRFM2 => N167, DRFM3 => N166, DRFM4 => N165, Gain0 => N10, Gain1 => N7, Gain2 => N4, Gain3 => N1, I0 => N456, I1 => N455, I2 => N565, I3 => N566, I4 => N567, I5 => N568, I6 => N569, I7 => N570, I8 => N571,	Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318, QS1 => N317, QS2 => N316, QS3 => N315,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(CLK => N13, DRFM0 => N169, DRFM1 => N168, DRFM2 => N167, DRFM3 => N166, DRFM4 => N165, Gain0 => N10, Gain1 => N7, Gain2 => N4, Gain3 => N1, I0 => N456, I1 => N455, I2 => N565, I3 => N566, I4 => N567, I5 => N568, I6 => N569, I7 => N570, I8 => N571, I9 => N572,	Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318, QS1 => N317, QS2 => N316, QS3 => N315, QS4 => N314,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318, QS1 => N317, QS2 => N316, QS3 => N315, QS4 => N314, QS5 => N313, QS6 => N312,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318, QS1 => N317, QS2 => N316, QS3 => N315, QS4 => N314, QS5 => N313, QS6 => N312, QS7 => N311,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318, QS1 => N317, QS2 => N316, QS3 => N315, QS4 => N314, QS5 => N313, QS6 => N311, QS7 => N311, QS8 => N310,
CG_RangeBinModulator_6 CG_RangeBinModulator PORT MAP(Q0 => N472, Q1 => N471, Q2 => N470, Q3 => N469, Q4 => N468, Q5 => N467, Q6 => N466, Q7 => N465, Q8 => N464, Q9 => N463, Q10 => N589, Q11 => N590, Q12 => N591, Q13 => N592, Q14 => N593, Q15 => N457, QOV => N408, QS0 => N318, QS1 => N317, QS2 => N316, QS3 => N315, QS4 => N314, QS5 => N313, QS6 => N312, QS7 => N311,

```
QS11 => N436,
                                                              \simQS0\rightarrow N249,
OS12 => N437.
                                                              \simOS1=>N369.
QS13 => N438,
                                                              \simQS2=>N368,
QS14 => N439,
                                                              \simQS3=>N367,
QS15 => N303,
                                                              \simQS4=>N366,
                                                              \simQS5=>N365,
QSOV \Rightarrow N254,
UNP \Rightarrow N22,
                                                              \simQS6\rightarrowN364,
                                                              \simQS7=>N363,
URB \Rightarrow N16,
\sim I0 => N508,
                                                              \simQS8=>N362,
\sim 11 => N386,
                                                              \simQS9\rightarrow N240,
\sim I2 => N385
                                                              \simQS10\rightarrowN239,
                                                              \simQS11\rightarrowN238,
\sim I3 = N384
\sim I4 => N383
                                                              \simQS12\rightarrow N237,
\sim 15 = N382
                                                              \simQS13\stackrel{>}{=}N236,
\sim 16 = N381
                                                              \simQS14\rightarrowN235,
\sim 17 => N380
                                                              \simQS15\implies N234
\sim 18 => N379
                                                    CG RangeBinModulator_5
\sim 19 = N378
\sim 110 => N377
                                           CG RangeBinModulator PORT MAP(
\sim I11 => N497,
                                                              CLK \Rightarrow N13,
\simI12\rightarrowN496,
                                                              DRFM0 => N169,
\sim I13 => N495
                                                              DRFM1 => N168,
\sim I14 => N494
                                                              DRFM2 => N167,
\sim I15 => N372
                                                              DRFM3 => N166
\simISO\rightarrowN354,
                                                              DRFM4 => N165,
\simIS1\rightarrowN232,
                                                              Gain0 \Rightarrow N10,
\simIS2\rightarrowN231,
                                                              Gain1 \Rightarrow N7,
\simIS3=> N230,
                                                              Gain2 => N4,
\simIS4\rightarrowN229,
                                                              Gain3 \Rightarrow N1
\simIS5\rightarrow N228,
                                                              I0 => N717,
\simIS6\rightarrow N227,
                                                              I1 => N718,
\simIS7\rightarrow N226,
                                                              I2 => N608,
\simIS8\rightarrowN225,
                                                              I3 => N607
\simIS9\rightarrow N224,
                                                              I4 => N606,
                                                              15 => N605,
\simIS10\rightarrow N223,
                                                              I6 => N604.
\simIS11\ => N343,
                                                              17 => N603
\simIS12\rightarrowN342,
\simIS13\ => N341,
                                                              18 => N602
\sim IS14\ => N340,
                                                              19 => N601,
\simIS15\rightarrowN218,
                                                              I10 => N600,
\sim Q0 => N403
                                                              I11 => N728,
\sim Q1 => N523
                                                              I12 => N729,
\sim Q2 => N522,
                                                              I13 => N730,
\simQ3\ => N521,
                                                              I14 => N731,
\sim Q4 => N520
                                                              I15 => N595,
\sim Q5 => N519
                                                              Inc0 => N173,
\sim O6\ => N518.
                                                              Inc1 => N172,
\simQ7\ => N517,
                                                              Inc2 => N171,
\simQ8\ => N516,
                                                              Inc3 => N170,
\sim O9\ => N394.
                                                              Inc4 => N174,
\sim Q10 => N393,
                                                              IOV => N561,
\simQ11\ => N392,
                                                              IS0 => N456,
\sim Q12 => N391,
                                                              IS1 => N455.
\sim Q13 => N390,
                                                              IS2 => N565,
\simQ14\ => N389,
                                                              IS3 => N566,
\sim Q15 => N388,
                                                              IS4 => N567,
```

IS5 => N568,	$\sim 13 = N659$
IS6 => N569,	$\sim I4 => N658$
$IS7 \Rightarrow N570$,	\sim I5\ => N657,
	· · · · · · · · · · · · · · · · · · ·
IS8 => N571,	~ 16 => N656,
IS9 => N572,	\sim I7 $\stackrel{>}{=}$ N655,
IS10 => N573,	$\sim 18 = N654$
IS11 => N445,	$\sim 19 = N653$
IS12 => N444	$\sim 110 => N652$
IS13 => N443,	\sim I11\ => N530,
$IS14 \Rightarrow N442,$	\~I12\ => N529,
IS15 => N441,	$\sim I13 => N528,$
$ISOV \Rightarrow N559,$	$\sim I14 => N648,$
ODVin => N490,	$\sim I15 => N526$
ODVout => N336,	\sim IS0 \rightarrow N508,
Oper => N25,	\sim IS1 $=>$ N386,
PRB => N1268,	\~IS2\ => N385,
$PSV \Rightarrow N19,$	\sim IS3 $=>$ N384,
Q0 => N733,	\sim IS4 \rightarrow N383,
Q1 => N734,	\sim IS5 $=>$ N382,
Q2 => N735,	\sim IS6 $=>$ N381,
Q3 => N736,	\sim IS7 $=>$ N380,
,	
Q4 => N737,	\~IS8\ => N379,
Q5 => N738,	\sim IS9 $=>$ N378,
Q6 => N739,	\sim IS10 $\stackrel{>}{=}$ N377,
Q7 => N740,	\sim IS11 \rightarrow N497,
Q8 = N741,	\sim IS12 \rightarrow N496,
Q9 => N742,	\sim IS13 ${}=>$ N495,
Q10 => N616,	\~IS14\ => N494,
Q11 => N615,	\~IS15\ => N372,
Q12 => N614,	$\sim Q0 => N678,$
Q13 => N613,	\sim Q1\ => N556,
Q14 => N612,	\sim Q2\ => N555,
Q15 => N611,	\sim Q3\ => N554,
$QOV \Rightarrow N714,$	$\sim Q4 => N553,$
$QS0 \Rightarrow N472,$	$\sim Q5 = N552,$
~	
QS1 => N471,	\sim Q6\ => N551,
$QS2 \Rightarrow N470,$	\sim Q7\ => N550,
QS3 => N469,	\sim Q8\ => N549,
QS4 => N468,	\sim Q9\ => N669,
QS5 => N467,	$\sim 210 = N668$
QS6 => N466,	\sim Q11\ => N667,
QS7 => N465,	\sim Q12\ => N666,
$QS8 \Rightarrow N464,$	\sim Q13 $\stackrel{>}{=}$ N665,
QS9 => N463,	\sim Q14 $\stackrel{>}{=}$ N543,
QS10 => N589,	\sim Q15 $\stackrel{>}{=}$ N542,
QS11 => N590,	\sim QS0 \rightarrow N403,
QS12 => N591,	$\sim QS1 => N523$,
QS13 => N592,	$\sim QS2 => N522,$
QS14 => N593,	\sim QS3 \rangle => N521,
QS15 => N457,	\sim QS4 \rightarrow N520,
QSOV => N408,	\sim QS5 $=>$ N519,
$UNP \Rightarrow N22$,	\sim QS6 \rightarrow N518,
$URB \Rightarrow N16$,	$\sim QS7 => N517$
\~I0\ => N541,	\sim QS8 \rightarrow N516,
\~II\=> N661,	\sim QS9 $\ => N394,$
· · · · · · · · · · · · · · · · · · ·	
$\sim 12 = N660$	\sim QS10 \rightarrow N393,

\sim QS11 \rightarrow N392,	$ISOV \Rightarrow N561$,
$\sim QS12 = N391$	ODVin => N644,
$\sim \text{QS}13 = \text{N}390,$	ODVout => N490
$\sim QS14 \rightarrow N389$,	
	Oper => N955,
\sim QS15 $\stackrel{>}{=}$ N388	PRB => N1267,
);	$PSV \Rightarrow N954$,
CG RangeBinModulator 4 :	Q0 => N780,
CG_RangeBinModulator PORT MAP(Q1 => N888,
CLK => N1254,	$Q2 \Rightarrow N889$
,	
DRFM0 => N785,	Q3 => N890,
$DRFM1 \Rightarrow N784,$	Q4 => N891,
$DRFM2 \Rightarrow N783$,	Q5 => N892,
$DRFM3 \Rightarrow N782$,	Q6 => N893,
DRFM4 => N781,	Q7 => N894,
Gain0 => N1256,	Q8 => N895,
Gain1 => N1259,	Q9 => N896,
Gain2 => N1258,	Q10 => N770,
$Gain 3 \Rightarrow N1257,$	Q11 => N769,
I0 => N764,	Q12 => N768,
I1 => N872,	Q13 => N767
12 => N762	Q14 => N766,
13 => N761,	Q15 => N902,
14 => N760,	QOV => N716,
$15 \Rightarrow N759,$	$QS0 \Rightarrow N733,$
I6 => N758,	QS1 => N734,
I7 => N757,	QS2 => N735,
I8 => N756,	QS3 => N736,
I9 => N755	QS4 => N737,
110 => N754,	QS5 => N738,
$I11 \Rightarrow N882$	$QS6 \Rightarrow N739$
112 = N883,	QS7 => N740,
*	
I13 => N884,	QS8 => N741,
I14 => N885,	QS9 => N742,
115 => N886,	QS10 => N616,
Inc0 => N789,	QS11 => N615,
Inc1 => N788,	QS12 => N614,
Inc2 => N787,	QS13 => N613,
Inc3 => N786,	QS14 => N612,
Inc4 => N790,	QS15 => N611,
IOV => N867,	QSOV => N714,
$IS0 \Rightarrow N717,$	$UNP \Rightarrow N1101,$
IS1 => N718,	$URB \Rightarrow N1020,$
IS2 => N608,	$\sim I0 = N695$,
IS3 => N607,	$\sim I1 => N815$,
IS4 => N606	$\sim I2 = N814$
IS5 => N605	$\sim 13 = N813$
$IS6 \Rightarrow N603$, $IS6 \Rightarrow N604$,	$\sim 14 = N812$
· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
$IS7 \Rightarrow N603$,	\~I5\ => N811,
$IS8 \Rightarrow N602,$	$\sim I6 > N810$,
IS9 => N601,	$\sim 17 = N809$,
IS10 => N600,	$\sim 18 = N808$,
IS11 => N728,	$\sim 19 = N807$,
IS12 => N729,	$\sim 110 = N806$
IS13 => N730,	\~I11\ => N684,
IS13 > 10730, $IS14 => N731$,	\~I12\\ => N683,
IS15 => N595,	$\sim 113 = N682,$

```
\sim I14 => N681,
                                                                              DRFM2 => N783,
                  \sim I15 => N817
                                                                              DRFM3 => N782
                  \simISO\rightarrowN541,
                                                                              DRFM4 => N781,
                  \sim IS1 => N661
                                                                              Gain0 => N1256,
                  \simIS2\rightarrowN660,
                                                                              Gain1 => N1259.
                  \sim IS3 => N659,
                                                                              Gain2 => N1258,
                  \simIS4\rightarrowN658,
                                                                              Gain3 => N1257,
                  \simIS5\implies N657,
                                                                              I0 => N918,
                                                                              I1 => N917,
                  \simIS6\rightarrow N656,
                                                                              I2 => N1027,
                  \simIS7\rightarrow N655,
                  \simIS8\rightarrowN654,
                                                                              I3 => N1028,
                  \simIS9\rightarrow N653,
                                                                              I4 => N1029,
                  \simIS10\rightarrow N652,
                                                                              15 => N1030,
                  \simIS11=> N530,
                                                                              I6 => N1031,
                  \simIS12\rightarrowN529,
                                                                              I7 => N1032,
                  \simIS13\stackrel{>}{=}N528,
                                                                              18 => N1033
                  \simIS14\rightarrowN648,
                                                                              19 => N1034,
                  \simIS15\rightarrowN526,
                                                                              I10 => N1035
                  \sim Q0 => N832
                                                                              I11 => N907,
                  \sim Q1 => N710
                                                                              I12 => N906,
                  \simQ2\ => N709,
                                                                              I13 => N905,
                  \sim Q3 => N708
                                                                              I14 => N904
                  \sim Q4 => N707
                                                                              I15 => N903,
                  \sim Q5 => N706
                                                                              Inc0 => N789.
                  \sim Q6 => N705
                                                                              Inc1 => N788.
                  \sim Q7 => N704,
                                                                              Inc2 => N787,
                  \simQ8\ => N703,
                                                                              Inc3 => N786,
                  \sim Q9 = N823
                                                                              Inc4 => N790,
                  \sim Q10 => N822,
                                                                              IOV => N1021,
                  \sim Q11 => N821
                                                                              IS0 => N764,
                  \simQ12\rightarrowN820,
                                                                              IS1 => N872,
                  \sim Q13 => N819,
                                                                              IS2 => N762,
                  \sim Q14 => N818,
                                                                              IS3 => N761,
                  \sim Q15 => N833,
                                                                              IS4 => N760,
                  \simQS0=> N678,
                                                                              IS5 => N759.
                  \sim QS1\rightarrow N556,
                                                                              IS6 => N758.
                  \simQS2\implies N555,
                                                                              IS7 => N757,
                  \simQS3\implies N554,
                                                                              IS8 => N756.
                  \sim QS4\rightarrow N553,
                                                                              IS9 => N755,
                  \simQS5\implies N552,
                                                                              IS10 => N754,
                  \simQS6\rightarrowN551,
                                                                              IS11 => N882,
                  \simQS7=>N550,
                                                                              IS12 => N883,
                  \simQS8\rightarrowN549,
                                                                              IS13 => N884,
                  \simQS9\rightarrow N669,
                                                                              IS14 => N885,
                  \simQS10\rightarrowN668,
                                                                              IS15 => N886,
                  \simQS11\ => N667,
                                                                              ISOV => N867,
                  \simOS12\rightarrowN666.
                                                                              ODVin => N798,
                  \simQS13\implies N665,
                                                                              ODVout => N644.
                  \simQS14\rightarrowN543,
                                                                              Oper => N955,
                  \simOS15\rightarrowN542
                                                                              PRB => N1266
                                                                              PSV => N954,
        CG RangeBinModulator 3
                                                                              Q0 => N934,
CG RangeBinModulator PORT MAP(
                                                                              O1 => N933.
                  CLK => N1254,
                                                                              Q2 => N932,
                  DRFM0 => N785,
                                                                              Q3 => N931,
                  DRFM1 => N784,
                                                                              Q4 => N930,
```

```
Q5 => N929,
                                                        \simIS9=> N807,
O6 => N928
                                                        \sim IS10 => N806
Q7 => N927,
                                                        \sim IS11 => N684
Q8 => N926,
                                                        \simIS12\rightarrowN683,
O9 => N925
                                                        \sim IS13 => N682
Q10 => N1051,
                                                        \sim IS14 => N681
Q11 => N1052,
                                                        \sim IS15 => N817,
Q12 => N1053,
                                                        \sim 00 = N865
Q13 => N1054,
                                                        \sim Q1 => N985,
Q14 => N1055,
                                                        \sim Q2 => N984,
Q15 => N919,
                                                        \simO3\ => N983.
QOV => N870,
                                                        \sim Q4 => N982
QS0 => N780,
                                                        \sim Q5 => N981
QS1 => N888,
                                                        \sim 06 = N980.
QS2 => N889,
                                                        \sim Q7 => N979
QS3 => N890,
                                                        \sim Q8 => N978
QS4 => N891,
                                                        \sim Q9 = N856
QS5 => N892,
                                                        \sim Q10 => N855,
QS6 => N893,
                                                        \sim Q11 => N854
QS7 => N894,
                                                        \sim Q12 => N853
QS8 => N895,
                                                        \sim Q13 => N852,
QS9 => N896,
                                                        \sim Q14 => N851
                                                        \sim Q15 => N850
QS10 => N770,
QS11 => N769,
                                                        \simQS0=> N832,
QS12 => N768,
                                                        \simQS1=>N710,
QS13 => N767,
                                                        \simQS2=>N709,
QS14 => N766,
                                                        \simQS3=>N708,
QS15 => N902,
                                                        \simQS4\ => N707,
QSOV \Rightarrow N716,
                                                        \simQS5=>N706,
UNP => N1101,
                                                        \simQS6=>N705,
URB => N1020,
                                                        \simQS7=>N704,
\sim 10 = N970,
                                                        \simQS8=>N703,
\sim 11 => N848
                                                        \simQS9=>N823,
\sim I2 => N847
                                                        \simQS10\rightarrowN822,
\sim I3 => N846
                                                        \simQS11\rightarrowN821,
\sim I4 > N845.
                                                        \simQS12\rightarrowN820,
\sim 15 = N844
                                                        \simQS13\implies N819,
\sim 16 => N843
                                                        \simQS14\ => N818,
\sim 17 => N842.
                                                        \simQS15\rightarrowN833
\sim 18 = N841,
                                               CG RangeBinModulator 1
\sim 19 = N840,
\sim 110 = N839
                                       CG_RangeBinModulator PORT MAP(
                                                        CLK => N1254,
\sim 111 => N959,
\sim 112 => N958,
                                                        DRFM0 => N785,
\sim I13 => N957,
                                                        DRFM1 => N784,
\sim 114 => N956
                                                        DRFM2 => N783,
\sim I15 => N834
                                                        DRFM3 => N782
\sim IS0 => N695,
                                                        DRFM4 => N781,
\sim IS1 => N815
                                                        Gain0 => N1256,
\simIS2\rightarrowN814,
                                                        Gain1 => N1259.
\sim IS3 => N813,
                                                        Gain2 => N1258,
\simIS4\rightarrowN812,
                                                        Gain 3 => N1257,
\sim IS5 => N811
                                                        I0 => N1072,
                                                        I1 => N1071,
\simIS6\rightarrowN810,
\simIS7\rightarrowN809,
                                                        I2 => N1181,
\sim IS8 => N808
                                                        I3 => N1182,
```

I4 => N1183,	QOV => N1024,
I5 => N1184,	QS0 => N934,
	-
I6 => N1185,	QS1 => N933,
17 => N1186,	QS2 => N932,
I8 => N1187,	QS3 => N931,
19 => N1188,	QS4 => N930,
I10 => N1189,	QS5 => N929,
I11 => N1061,	QS6 => N928,
I12 => N1060,	QS7 => N927,
$113 \Rightarrow N1059,$	QS8 => N926,
	QS9 => N925,
$I14 \Rightarrow N1058,$	
115 => N1057,	$QS10 \Rightarrow N1051,$
$Inc0 \Rightarrow N789,$	QS11 => N1052,
$Inc1 \Rightarrow N788,$	QS12 => N1053,
$Inc2 \Rightarrow N787,$	QS13 => N1054,
Inc3 => N786,	QS14 => N1055,
Inc4 => N790,	QS15 => N919,
$IOV \Rightarrow N1175,$	$QSOV \Rightarrow N870$,
IS0 => N918,	UNP => N1101,
IS1 => N917,	URB => N1020,
$IS2 \Rightarrow N1027$,	~ 10 \ => N1124,
IS3 => N1028,	$\= N1002,$
IS4 => N1029,	\sim I2 \rightarrow N1001,
IS5 => N1030,	$\sim 13 => N1000,$
IS6 => N1031,	$\sim I4 => N999$,
IS7 => N1032,	$\sim 15 => N998,$
IS8 => N1033,	$\sim 16 => N997$,
IS9 => N1034,	$\sim 17 => N996$
IS10 => N1035,	$\sim 18 => N995$,
IS11 => N907,	\~I9\ => N994,
IS12 => N906	\~I10\ => N993,
IS13 => N905,	$\sim 111 = N1113$,
IS14 => N904,	\~I12\ => N1112,
IS15 => N903,	\~I13\ => N1111,
ISOV => N1021,	$\sim I14 => N1110,$
$ODVin \Rightarrow N952,$	$\sim 115 => N988,$
ODVout => N798,	\sim IS0 $=>$ N970,
Oper => N955,	\sim IS1 $=>$ N848,
PRB => N1265,	\sim IS2 \rightarrow N847,
$PSV \Rightarrow N954$	\sim IS3 \rightarrow N846,
Q0 => N1088,	\sim IS4 $=>$ N845,
Q1 => N1087,	$\sim IS5 => N844,$
Q2 => N1086,	\sim IS6 $\backslash =>$ N843,
Q3 => N1085,	\sim IS7 $\ => N842,$
$Q4 \Rightarrow N1084$,	\~IS8\ => N841,
Q5 => N1083,	\~IS9\ => N840,
Q6 => N1082,	\sim IS10 \rightarrow N839,
Q7 => N1081,	\sim IS11 \rightarrow N959,
Q8 => N1080,	\sim IS12 \rightarrow N958,
Q9 => N1079,	\sim IS13 $\stackrel{>}{=}$ N957,
Q10 => N1205,	\sim IS14 \rightarrow N956,
Q11 => N1206,	\sim IS15 ${}=>$ N834,
Q12 => N1207,	$\sim Q0 = N1019,$
$Q13 \Rightarrow N1208,$	$\sim Q1 => N1139,$
	\sim Q1\=> N1139, \sim Q2\=> N1138,
Q14 => N1209,	
$Q15 \Rightarrow N1073,$	\sim Q3\ => N1137,

$\sim Q4 => N1136$	$I15 \Rightarrow InPadI15$,
\~Q5\=> N1135,	Inc0 => N789,
\~Q6\=> N1134,	Inc0 > 10765, Inc1 => N788,
\~Q7\=> N1134, \~Q7\=> N1133,	Inc1 = 10768, $Inc2 = N787$,
\~Q8\=> N1133, \~Q8\=> N132,	Inc2 = 10787, $Inc3 = N786$,
$\sim 20 (-> 101152,$ $\sim 20 (-> 10100,$	
,	Inc4 => N790,
$\sim Q10 = N1009$	IOV => InPadIOV,
$\sim Q11 > N1008,$	IS0 => N1072,
$\sim Q12 \gg N1007$	IS1 => N1071,
\~Q13\ => N1006,	IS2 => N1181,
$\sim Q14 > N1005,$	IS3 => N1182,
$\sim Q15 = N1004,$	IS4 => N1183,
\~QS0\ => N865,	IS5 => N1184,
\sim QS1 \rightarrow N985,	IS6 => N1185,
\~QS2\ => N984,	IS7 => N1186,
\~QS3\ => N983,	IS8 => N1187,
\sim QS4 $\stackrel{>}{=}$ N982,	IS9 => N1188,
\sim QS5 $\langle = \rangle$ N981,	IS10 => N1189,
\sim QS6 \rightarrow N980,	IS11 => N1061,
\sim QS7 \sim > N979,	IS12 => N1060,
\sim QS8\ => N978,	IS13 => N1059,
\sim QS9\ => N856,	IS14 => N1058,
\sim QS10 $\stackrel{>}{=}$ N855,	$IS15 \Rightarrow N1057,$
\sim QS11 $\stackrel{>}{=}$ N854,	$ISOV \Rightarrow N1175,$
\sim QS12 $\stackrel{>}{=}$ N853,	ODVin => ODVin,
\sim QS13 $\stackrel{>}{=}$ N852,	ODVout => N952,
\sim QS14\ => N851,	Oper \Rightarrow N955,
\~QS15\ => N850	PRB => N1264,
);	PSV => N954,
CG RangeBinModulator 2 :	Q0 => InPadQ0,
CG_RangeBinModulator PORT MAP(Q1 => InPadQ1,
$CLK \Rightarrow N1254,$	Q2 => InPadQ2,
$DRFM0 \Rightarrow N785$	Q3 => InPadQ3,
DRFM1 => N784,	Q4 => InPadQ4,
DRFM2 => N783,	Q5 => InPadQ5,
DRFM3 => N782,	Q6 => InPadQ6,
DRFM4 => N781,	Q7 => InPadQ7,
$Gain 0 \Rightarrow N1256,$	Q8 => InPadQ8,
$Gain1 \Rightarrow N1259,$	$Q9 \Rightarrow InPadQ9,$
Gain 2 => N1258,	$Q10 \Rightarrow InPadQ10,$
Gain3 => N1257,	$Q11 \Rightarrow InPadQ11$,
$I0 \Rightarrow InPadI0,$	$Q12 \Rightarrow InPadQ12,$
I1 => InPadI1,	$Q13 \Rightarrow InPadQ13,$
$I2 \Rightarrow InPadI2,$	$Q13 \rightarrow Im adQ13$, $Q14 \Rightarrow InPadQ14$,
$12 \rightarrow \text{III adiz},$ $13 \Rightarrow \text{InPadI3},$	$Q14 \Rightarrow Inf adQ14$, $Q15 \Rightarrow InPadQ15$,
I4 => InPadI4,	QOV => InPadQOV,
I5 => InPadI5,	$QSV \Rightarrow \text{Inf ad}QSV,$ $QS0 \Rightarrow \text{N1088},$
I6 => InPadI6,	QS0 = N1088, QS1 = N1087,
I7 => InPadI7,	QS1 => N1087, QS2 => N1086,
I8 => InPadI8,	QS2 => N1086, QS3 => N1085,
18 -> InPadis, 19 => InPadI9,	QS3 => N1083, QS4 => N1084,
	QS4 => N1084, QS5 => N1083,
I10 => InPadI10,	*
II1 => InPadII1, II2 -> InPadII2	QS6 => N1082,
$I12 \Rightarrow InPadI12,$ $I12 \Rightarrow InPadI12$	QS7 => N1081,
I13 => InPadI13,	QS8 => N1080,
$I14 \Rightarrow InPadI14,$	QS9 => N1079,
4.4.4	

```
QS10 => N1205,
                                                              \sim Q15 => \ln Pad \sim Q15,
OS11 => N1206,
                                                              \simOS0=> N1019.
QS12 => N1207,
                                                              \simQS1=>N1139,
QS13 => N1208,
                                                              \simQS2\rightarrowN1138,
QS14 => N1209,
                                                              \simOS3=>N1137,
QS15 => N1073,
                                                              \simQS4\rightarrowN1136,
QSOV => N1024,
                                                              \simQS5\implies N1135,
                                                              \simQS6\rightarrowN1134,
UNP => N1101,
                                                              \simQS7=>N1133,
URB => N1020,
\sim I0 => \ln Pad \sim I0,
                                                              \simQS8\rightarrowN1132,
\sim I1 => \ln Pad \sim I1
                                                              \simQS9\ => N1010,
\sim I2 => \ln Pad \sim I2
                                                              \simQS10\rightarrow N1009,
\sim I3 = \ln Pad \sim I3
                                                              \simQS11\ => N1008,
\sim I4 => \ln Pad \sim I4
                                                              \simQS12\rightarrowN1007,
\sim I5 = \ln Pad \sim I5
                                                              \simQS13=>N1006,
\sim I6 = \ln Pad \sim I6
                                                              \simQS14\ => N1005,
\sim I7 => \ln Pad \sim I7
                                                              \simQS15\stackrel{>}{=}N1004
\sim I8 = \ln Pad \sim I8
\sim I9 = \ln Pad \sim I9
                                                     BO 3to8DECODER 1
\sim I10 = \sim InPad \sim I10
                                           BO 3to8DECODER PORT MAP(
\sim I111 => \ln Pad \sim I111,
                                                              D0 => N1264,
\sim I12 => \ln Pad \sim I12
                                                              D1 => N1265,
\sim I13 = \ln Pad \sim I13
                                                              D2 => N1266,
\sim I14 => \ln Pad \sim I14
                                                              D3 => N1267
\simI15\ => \InPad~I15\,
                                                              D4 => N1268,
\simIS0\rightarrowN1124,
                                                              D5 => N1269,
\sim IS1 => N1002
                                                              D6 => N1270,
\sim IS2 => N1001,
                                                              D7 => N1271,
                                                              Enable => ENABLE,
\sim IS3 => N1000,
\simIS4\rightarrowN999,
                                                              Select0 \Rightarrow RBinSelect0,
\sim IS5 => N998
                                                              Select1 => RBinSelect1,
\simIS6\rightarrow N997,
                                                              Select2 => RBinSelect2
\simIS7\rightarrowN996,
\sim IS8 => N995,
                                                     DTM SigFanout 20: DTM SigFanout
                                           PORT MAP(
\simIS9\rightarrow N994.
\sim IS10 => N993.
                                                              SigIn => Inc0,
\sim IS11 => N1113,
                                                              SigOut1 \Rightarrow N173,
                                                              SigOut2 => N789
\simIS12\rightarrowN1112,
\sim IS13 => N11111,
\simIS14\rightarrowN1110,
                                                     DTM SigFanout 19: DTM SigFanout
                                           PORT MAP(
\sim IS15 => N988,
                                                              SigIn => Inc1,
\sim Q0 => \ln Pad \sim Q0
\sim Q1 => \ln Pad \sim Q1,
                                                              SigOut1 => N172,
\sim Q2 => \ln Pad \sim Q2
                                                              SigOut2 => N788
\sim Q3 = \ln Pad \sim Q3
\sim Q4 => \ln Pad \sim Q4
                                                     DTM SigFanout 18: DTM SigFanout
\simO5\ => \InPad\simO5\.
                                           PORT MAP(
                                                              SigIn => Inc2,
\sim Q6 => \ln Pad \sim Q6
\sim Q7 => \ln Pad \sim Q7
                                                              SigOut1 \Rightarrow N171,
\simO8\ => \InPad\simO8\.
                                                              SigOut2 \Rightarrow N787
\sim Q9 => \ln Pad \sim Q9,
\sim Q10 = \ln Pad \sim Q10,
                                                     DTM SigFanout 16: DTM SigFanout
\sim Q11 => \ln Pad \sim Q11 
                                           PORT MAP(
\sim Q12 => \ln Pad \sim Q12,
                                                              SigIn => Inc4,
\sim Q13 => \ln Pad \sim Q13
                                                              SigOut1 \Rightarrow N174,
\sim Q14 => \ln Pad \sim Q14
                                                              SigOut2 => N790
```

```
DTM SigFanout 11: DTM SigFanout
       );
DTM_SigFanout_14 : DTM_SigFanout
                                                      PORT MAP(
PORT MAP(
                                                                       SigIn \Rightarrow DRFM4,
                SigIn \Rightarrow DRFM1,
                                                                       SigOut1 => N165,
                                                                       SigOut2 => N781
                SigOut1 => N168,
                SigOut2 => N784
                                                               );
        );
DTM_SigFanout_13 : DTM_SigFanout
                                                               DTM_SigFanout_17: DTM_SigFanout
                                                      PORT MAP(
PORT MAP(
                                                                       SigIn => Inc3,
                SigIn \Rightarrow DRFM2,
                                                                       SigOut1 \Rightarrow N170,
                SigOut1 => N167,
                                                                       SigOut2 => N786
                SigOut2 => N783
                                                              );
DTM_SigFanout_1 : DTM_SigFanout
        );
DTM_SigFanout_12 : DTM_SigFanout
                                                      PORT MAP(
PORT MAP(
                                                                       SigIn \Rightarrow DRFM0,
                SigIn \Rightarrow DRFM3,
                                                                       SigOut1 => N169,
                \widetilde{\text{SigOut1}} => N166,
                                                                       SigOut2 => N785
                SigOut2 => N782
        );
                                                               END structural;
```

B. TEST BENCH FOR THE 8 RANGE BIN

	InPadI0 : in std_logic;
	InPadI1 : in std_logic;
Title : Test Bench for dtm_8rbps	InPadI2 : in std_logic;
Design : HB_8_RB	InPadI3 : in std_logic;
Author : Hakan Bergon	InPadI4 : in std_logic;
Company : NPS	InPadI5 : in std_logic;
	InPadI6 : in std_logic;
	InPadI7 : in std_logic;
	InPadI8 : in std_logic;
File :	InPadI9 : in std_logic;
\$DSN\src\TestBench\dtm_8rbps_TB.vhd	InPadI10 : in std_logic;
Generated : $8/19/2002$, 5:09 PM	InPadI11 : in std_logic;
From : \$DSN\src\dtm_8rbps.vhd	InPadI12 : in std_logic;
By : Active-HDL Built-in Test	InPadI13 : in std_logic;
Bench Generator ver. 1.2s	InPadI14 : in std_logic;
	InPadI15 : in std_logic;
	InPadIOV : in std_logic;
	InPadQ0 : in std_logic;
Description : Automatically	InPadQ1 : in std_logic;
generated Test Bench for dtm_8rbps_tb	InPadQ2 : in std_logic;
	InPadQ3 : in std_logic;
	InPadQ4 : in std_logic;
	InPadQ5 : in std_logic;
library ieee;	InPadQ6 : in std_logic;
use ieee.std_logic_1164.all;	InPadQ7 : in std_logic;
	InPadQ8 : in std_logic;
Add your library and	InPadQ9 : in std_logic;
packages declaration here	InPadQ10 : in std_logic;
	InPadQ11 : in std_logic;
entity dtm_8rbps_tb is	InPadQ12 : in std_logic;
end dtm_8rbps_tb;	InPadQ13 : in std_logic;
	InPadQ14 : in std_logic;
architecture TB_ARCHITECTURE of	
dtm_8rbps_tb is	InPadQOV : in std_logic;
Component declaration of	
the tested unit	\InPad~I1\: in std_logic;
component dtm_8rbps	\InPad~I2\: in std_logic;
port(\InPad~I3\: in std_logic;
CLK: in std_logic;	\InPad~I4\: in std_logic;
DRFM0 : in std_logic;	\InPad~I5\: in std_logic;
DRFM1 : in std_logic;	\InPad~I6\: in std_logic;
DRFM2 : in std_logic;	\InPad~I7\: in std_logic;
DRFM3 : in std_logic;	\InPad~I8\: in std_logic;
DRFM4: in std_logic;	\InPad~I9\: in std_logic;
ENABLE : in std_logic;	\InPad~I10\ : in std_logic;
Gain0 : in std_logic;	\InPad~I11\ : in std_logic;
Gain1: in std_logic;	\InPad~I12\: in std_logic;
Gain2: in std_logic;	\InPad~I13\: in std_logic;
Gain3: in std_logic;	\InPad~I14\: in std_logic;
Inc0 : in std_logic;	\InPad~I15\: in std_logic;
Inc1: in std_logic;	\InPad~Q0\: in std_logic;
Inc2: in std_logic;	\InPad~Q1\: in std_logic;
Inc3: in std_logic;	\InPad~Q2\: in std_logic;
Inc4 : in std_logic;	InPad~Q3\: in std_logic;

```
\ln \text{Pad} \sim \text{Q4}: in std logic;
                                                          \OutPad~IS7\: out std logic;
\InPad~O5\: in std logic;
                                                          \OutPad~IS8\: out std logic;
\InPad~Q6\: in std logic;
                                                          \OutPad~IS9\: out std logic;
\ln \text{Pad} \sim \text{Q7}: in std logic;
                                                          \OutPad~IS10\: out std logic;
\ln \text{Pad} \sim \text{O8}: in std logic:
                                                          \OutPad~IS11\ : out std logic;
\InPad~Q9\: in std logic;
                                                         \OutPad~IS12\: out std logic;
\InPad~Q10\: in std logic;
                                                          \OutPad~IS13\: out std logic;
\InPad~O11\: in std logic;
                                                          \OutPad~IS14\: out std logic;
\InPad~Q12\: in std logic;
                                                          \OutPad~IS15\: out std logic;
\InPad~Q13\: in std logic;
                                                          \OutPad~QS0\: out std logic;
\InPad~Q14\: in std logic;
                                                          \OutPad~QS1\: out std logic;
\ln \text{Pad} \sim \text{Q15}: in std logic;
                                                          \OutPad~QS2\: out std logic;
                                                          \OutPad~QS3\: out std logic;
ODVin: in std logic;
ODVout: out std logic;
                                                          \OutPad~OS4\: out std logic;
Oper: in std logic;
                                                          \OutPad~QS5\: out std logic;
OutPadIS0: out std logic;
                                                          \OutPad~QS6\: out std logic;
OutPadIS1: out std logic;
                                                         \OutPad~QS7\: out std logic;
OutPadIS2 : out std logic;
                                                          \OutPad~QS8\: out std logic;
OutPadIS3 : out std logic;
                                                          \OutPad~QS9\: out std logic;
OutPadIS4: out std logic;
                                                          \OutPad~QS10\: out std logic;
OutPadIS5 : out std logic;
                                                          \OutPad~QS11\: out std logic;
OutPadIS6: out std logic;
                                                          \OutPad~QS12\: out std logic;
OutPadIS7: out std logic;
                                                          \OutPad~QS13\: out std logic;
OutPadIS8 : out std logic;
                                                          \OutPad~QS14\: out std logic;
OutPadIS9: out std logic:
                                                          \OutPad~OS15\: out std logic:
OutPadIS10: out std logic;
                                                          PSV: in std logic;
OutPadIS11: out std logic;
                                                          RBinSelect0: in std logic;
OutPadIS12: out std logic;
                                                          RBinSelect1: in std logic;
OutPadIS13: out std logic;
                                                          RBinSelect2: in std logic;
OutPadIS14: out std logic;
                                                          UNP: in std logic;
OutPadIS15: out std logic;
                                                          URB: in std logic);
OutPadISOV: out std logic;
                                                          end component;
OutPadQS0: out std logic;
OutPadQS1: out std logic;
                                                -- Stimulus signals - signals mapped to
OutPadOS2: out std logic;
                                        the input and input ports of tested entity
OutPadOS3 : out std logic:
                                                          signal CLK: std logic:
OutPadQS4: out std logic;
                                                          signal DRFM0 : std logic;
OutPadQS5: out std logic;
                                                          signal DRFM1 : std logic;
OutPadOS6: out std logic:
                                                          signal DRFM2 : std logic:
OutPadQS7: out std logic;
                                                          signal DRFM3 : std logic;
                                                          signal DRFM4: std logic;
OutPadQS8: out std logic;
OutPadQS9: out std logic;
                                                          signal ENABLE : std logic;
OutPadQS10: out std logic;
                                                          signal Gain0 : std logic;
OutPadQS11: out std logic;
                                                          signal Gain1: std logic;
OutPadQS12: out std logic;
                                                          signal Gain2: std logic;
OutPadQS13: out std logic;
                                                          signal Gain3: std logic;
OutPadOS14: out std logic;
                                                          signal Inc0 : std logic;
OutPadQS15: out std logic;
                                                          signal Inc1: std logic;
OutPadQSOV: out std logic;
                                                          signal Inc2: std logic;
                                                          signal Inc3: std logic;
\OutPad~IS0\: out std logic;
\OutPad~IS1\: out std logic;
                                                          signal Inc4: std logic;
\OutPad~IS2\: out std logic;
                                                          signal InPadI0 : std logic;
\OutPad~IS3\: out std logic;
                                                          signal InPadI1: std logic;
\OutPad~IS4\: out std_logic;
                                                          signal InPadI2 : std_logic;
                                                         signal InPadI3: std_logic;
\OutPad~IS5\ : out std logic;
OutPad~IS6\: out std logic;
                                                          signal InPadI4: std logic;
```

```
signal InPadI5: std logic;
                                                         signal \InPad~Q11\: std logic;
signal InPadI6: std logic;
                                                         signal \InPad~O12\: std logic:
signal InPadI7: std logic;
                                                         signal \InPad~Q13\: std logic;
signal InPadI8: std logic;
                                                         signal \InPad~Q14\: std logic;
signal InPadI9: std logic;
                                                         signal \InPad~O15\: std logic:
signal InPadI10 : std logic;
                                                         signal ODVin : std logic;
                                                         signal Oper: std logic;
signal InPadI11: std logic;
signal InPadI12 : std logic;
                                                         signal PSV: std logic;
signal InPadI13: std logic;
                                                         signal RBinSelect0 : std logic;
signal InPadI14: std logic;
                                                         signal RBinSelect1 : std logic;
signal InPadI15: std logic;
                                                         signal RBinSelect2 : std logic;
signal InPadIOV: std logic;
                                                         signal UNP : std logic;
signal InPadQ0: std logic;
                                                         signal URB : std logic;
signal InPadO1: std logic;
                                                         -- Observed signals - signals
signal InPadQ2: std logic;
                                        mapped to the output ports of tested entity
signal InPadQ3: std logic;
                                                         signal ODVout : std logic;
signal InPadQ4: std logic;
                                                         signal OutPadIS0 : std logic;
signal InPadQ5: std logic;
                                                         signal OutPadIS1 : std logic;
signal InPadQ6: std logic;
                                                         signal OutPadIS2 : std logic;
signal InPadQ7: std_logic;
                                                         signal OutPadIS3 : std_logic;
signal InPadQ8: std logic;
                                                         signal OutPadIS4 : std logic;
signal InPadQ9: std logic;
                                                         signal OutPadIS5 : std logic;
signal InPadQ10: std logic;
                                                         signal OutPadIS6 : std logic;
signal InPadQ11: std logic;
                                                         signal OutPadIS7 : std logic;
signal InPadQ12: std logic;
                                                         signal OutPadIS8 : std logic;
signal InPadQ13: std logic;
                                                         signal OutPadIS9 : std logic;
signal InPadQ14: std logic;
                                                         signal OutPadIS10: std logic;
signal InPadQ15: std logic;
                                                         signal OutPadIS11: std logic;
signal InPadQOV: std logic;
                                                         signal OutPadIS12 : std logic;
signal \InPad~I0\: std logic;
                                                         signal OutPadIS13: std logic;
signal \InPad~I1\: std logic;
                                                         signal OutPadIS14: std logic;
signal \InPad~I2\: std logic;
                                                         signal OutPadIS15 : std logic;
signal \InPad~I3\: std logic;
                                                         signal
                                                                     OutPadISOV
signal \InPad~I4\: std logic;
                                        std logic;
signal \InPad~I5\: std logic;
                                                         signal OutPadOS0 : std logic;
signal \InPad~I6\: std logic:
                                                         signal OutPadOS1 : std logic:
signal \InPad~I7\: std logic;
                                                         signal OutPadQS2 : std logic;
signal \InPad~I8\: std logic;
                                                         signal OutPadQS3 : std logic;
signal \InPad~I9\: std logic:
                                                         signal OutPadQS4: std logic;
signal \InPad~I10\: std logic;
                                                         signal OutPadQS5 : std logic;
signal \InPad~I11\: std logic;
                                                         signal OutPadQS6: std logic;
signal \InPad~I12\: std logic;
                                                         signal OutPadQS7: std logic;
signal \InPad~I13\: std logic;
                                                         signal OutPadQS8: std logic;
                                                         signal OutPadQS9: std logic;
signal \InPad~I14\ : std logic;
signal \InPad~I15\: std logic;
                                                         signal OutPadQS10: std logic;
signal \InPad~Q0\: std logic;
                                                         signal OutPadQS11: std logic;
signal \InPad~O1\: std logic;
                                                         signal OutPadOS12: std logic:
signal \InPad~Q2\: std logic;
                                                         signal OutPadQS13: std logic;
signal \InPad~Q3\: std logic;
                                                         signal OutPadQS14: std logic;
signal \InPad~O4\: std logic:
                                                         signal OutPadOS15: std logic;
signal \InPad~Q5\ : std logic;
                                                         signal OutPadQSOV:std logic;
signal \InPad~Q6\ : std logic;
                                                         signal \OutPad~IS0\: std logic;
signal \InPad~Q7\: std logic;
                                                         signal \OutPad~IS1\: std logic;
signal \InPad~Q8\: std_logic;
                                                         signal \OutPad~IS2\: std_logic;
signal \InPad~Q9\: std logic;
                                                         signal \OutPad~IS3\: std logic;
signal \InPad~Q10\: std logic;
                                                         signal \OutPad~IS4\: std logic;
```

```
signal \OutPad~IS5\: std logic;
                                                                                        InPadI1 => InPadI1,
         signal \OutPad~IS6\: std logic;
                                                                                        InPadI2 => InPadI2,
         signal \OutPad~IS7\: std logic;
                                                                                        InPadI3 => InPadI3.
         signal \OutPad~IS8\: std logic;
                                                                                       InPadI4 => InPadI4,
         signal \OutPad~IS9\: std logic:
                                                                                        InPadI5 => InPadI5,
         signal\OutPad~IS10\:std logic;
                                                                                       InPadI6 => InPadI6,
         signal \OutPad~IS11\:std logic;
                                                                                       InPadI7 => InPadI7,
         signal \OutPad~IS12\:std logic;
                                                                                        InPadI8 => InPadI8,
         signal \OutPad~IS13\:std logic;
                                                                                       InPadI9 => InPadI9,
         signal \OutPad~IS14\: std logic;
                                                                              InPadI10 => InPadI10,
         signal \OutPad~IS15\: std logic;
                                                                              InPadI11 => InPadI11,
         signal \OutPad~QS0\: std logic;
                                                                              InPadI12 => InPadI12,
         signal \OutPad~QS1\: std logic;
                                                                              InPadI13 => InPadI13,
        signal \OutPad~QS2\: std logic;
                                                                              InPadI14 => InPadI14,
         signal \OutPad~QS3\: std logic;
                                                                              InPadI15 => InPadI15,
         signal \OutPad~QS4\: std logic;
                                                                              InPadIOV => InPadIOV,
         signal \OutPad~QS5\: std logic;
                                                                              InPadQ0 => InPadQ0,
         signal \OutPad~QS6\: std logic;
                                                                              InPadQ1 => InPadQ1,
         signal \OutPad~QS7\: std logic;
                                                                              InPadQ2 => InPadQ2,
         signal \OutPad~QS8\: std logic;
                                                                              InPadQ3 => InPadQ3,
         signal \OutPad~QS9\: std logic;
                                                                              InPadQ4 => InPadQ4,
         signal \OutPad~QS10\: std logic;
                                                                              InPadQ5 => InPadQ5,
         signal \OutPad~QS11\: std logic;
                                                                              InPadQ6 => InPadQ6,
                                                                              InPadQ7 => InPadQ7,
         signal \OutPad~QS12\: std logic;
        signal \OutPad~QS13\: std logic;
                                                                              InPadO8 => InPadO8.
         signal \OutPad~QS14\: std logic;
                                                                              InPadQ9 => InPadQ9,
         signal \OutPad~QS15\: std logic;
                                                                              InPadQ10 => InPadQ10,
                                                                              InPadQ11 \Rightarrow InPadQ11,
         --Signal is used to stop clock signal
geerators
                                                                              InPadQ12 => InPadQ12,
         signal
                                      END SIM:
                                                                              InPadQ13 => InPadQ13,
BOOLEAN:=FALSE;
                                                                              InPadQ14 => InPadQ14,
                                                                              InPadQ15 => InPadQ15,
                  -- Add your code here ...
                                                                              InPadQOV => InPadQOV,
                                                                              \ln Pad\sim I0 => \ln Pad\sim I0,
         begin
                                                                              \ln Pad\sim I1 => \ln Pad\sim I1
                                                                              \ln Pad\sim I2 => \ln Pad\sim I2.
                  -- Unit Under Test port map
                                                                              \ln Pad\sim I3 => \ln Pad\sim I3
                  UUT: dtm 8rbps
                                                                              \ln Pad\sim I4 => \ln Pad\sim I4,
                           port map (
                                                                              \ln Pad\sim I5 => \ln Pad\sim I5.
                           CLK \Rightarrow CLK
                                                                              \ln Pad \sim I6 = \ln Pad \sim I6,
                                                                              \ln Pad \sim I7 => \ln Pad \sim I7,
                           DRFM0 \Rightarrow DRFM0,
                                                                              \ln Pad \sim I8 = \ln Pad \sim I8
                           DRFM1 \Rightarrow DRFM1,
                                                                              \ln Pad\sim I9 = \ln Pad\sim I9,
                           DRFM2 \Rightarrow DRFM2,
                           DRFM3 \Rightarrow DRFM3,
                                                                              \ln Pad\sim I10 => \ln Pad\sim I10
                                                                              \ln Pad\sim I111 => \ln Pad\sim I111,
                           DRFM4 \Rightarrow DRFM4
                  ENABLE => ENABLE,
                                                                              \ln Pad \sim I12 = \ln Pad \sim I12
                           Gain0 \Rightarrow Gain0,
                                                                              \ln Pad\sim I13 => \ln Pad\sim I13
                                                                              \ln Pad\sim I14 => \ln Pad\sim I14,
                           Gain1 \Rightarrow Gain1,
                           Gain2 \Rightarrow Gain2
                                                                              \ln Pad\sim I15 => \ln Pad\sim I15
                           Gain3 \Rightarrow Gain3
                                                                              \ln Pad \sim O0 => \ln Pad \sim O0
                           Inc0 => Inc0,
                                                                              \ln Pad \sim Q1 => \ln Pad \sim Q1,
                           Inc1 => Inc1,
                                                                              \ln Pad \sim Q2 = \ln Pad \sim Q2
                           Inc2 => Inc2,
                                                                              \ln Pad \sim O3 = \ln Pad \sim O3
                           Inc3 => Inc3,
                                                                              \ln Pad \sim Q4 => \ln Pad \sim Q4
                           Inc4 => Inc4,
                                                                              \ln Pad \sim Q5 = \ln Pad \sim Q5
                           InPadI0 => InPadI0,
                                                                              \ln Pad \sim Q6 = \ln Pad \sim Q6
```

```
\ln Pad \sim Q7 = \ln Pad \sim Q7,
                                                                              \langle OutPad \sim IS10 \rangle => \langle OutPad \sim IS10 \rangle
            \ln Pad \sim O8 = \ln Pad \sim O8
                                                                              \langle OutPad \sim IS11 \rangle = \langle OutPad \sim IS11 \rangle
            \ln Pad \sim Q9 = \ln Pad \sim Q9
                                                                              \langle OutPad \sim IS12 \rangle = \langle OutPad \sim IS12 \rangle
            \ln Pad \sim Q10 => \ln Pad \sim Q10
                                                                              \langle OutPad \sim IS13 \rangle = \langle OutPad \sim IS13 \rangle
            \ln Pad \sim O11 = \ln Pad \sim O11
                                                                              \langle OutPad \sim IS14 \rangle = \langle OutPad \sim IS14 \rangle
            \ln Pad \sim Q12 = \ln Pad \sim Q12
                                                                              \langle OutPad \sim IS15 \rangle = \langle OutPad \sim IS15 \rangle
            \ln Pad \sim Q13 = \ln Pad \sim Q13
                                                                              \langle OutPad \langle QSO \rangle => \langle OutPad \langle QSO \rangle,
            \ln Pad \sim O14 => \ln Pad \sim O14
                                                                              \langle OutPad \langle OS1 \rangle = \langle OutPad \langle OS1 \rangle
            \ln Pad \sim Q15 = \ln Pad \sim Q15,
                                                                              \langle OutPad \langle QS2 \rangle => \langle OutPad \langle QS2 \rangle
            ODVin \Rightarrow ODVin,
                                                                              \langle OutPad \rangle = \langle OutPad \rangle
            ODVout => ODVout,
                                                                              \operatorname{OutPad}\operatorname{OS4} => \operatorname{OutPad}\operatorname{OS4},
                                                                              \langle OutPad \rangle S5 \rangle => \langle OutPad \rangle S5 \rangle
            Oper \Rightarrow Oper,
            OutPadIS0 => OutPadIS0,
                                                                              \langle OutPad \rangle = \langle OutPad \rangle
                                                                              \langle OutPad \langle QS7 \rangle => \langle OutPad \langle QS7 \rangle
            OutPadIS1 => OutPadIS1.
            OutPadIS2 => OutPadIS2,
                                                                              \langle OutPad \langle QS8 \rangle => \langle OutPad \langle QS8 \rangle
            OutPadIS3 => OutPadIS3,
                                                                              \langle OutPad \rangle = \langle OutPad \rangle
            OutPadIS4 => OutPadIS4,
                                                                              \langle OutPad \sim QS10 \rangle = \langle OutPad \sim QS10 \rangle
            OutPadIS5 => OutPadIS5,
                                                                              \langle OutPad \sim QS11 \rangle = \langle OutPad \sim QS11 \rangle
            OutPadIS6 => OutPadIS6,
                                                                              \langle OutPad \sim QS12 \rangle = \langle OutPad \sim QS12 \rangle
            OutPadIS7 => OutPadIS7,
                                                                              \operatorname{OutPad}\operatorname{QS13} => \operatorname{OutPad}\operatorname{QS13},
            OutPadIS8 => OutPadIS8,
                                                                              \langle OutPad \sim QS14 \rangle = \langle OutPad \sim QS14 \rangle
            OutPadIS9 => OutPadIS9,
                                                                              \langle OutPad \sim QS15 \rangle = \langle OutPad \sim QS15 \rangle
            OutPadIS10 => OutPadIS10,
                                                                              PSV \Rightarrow PSV,
            OutPadIS11 => OutPadIS11,
                                                                              RBinSelect0 => RBinSelect0,
            OutPadIS12 => OutPadIS12.
                                                                              RBinSelect1 => RBinSelect1.
                                                                              RBinSelect2 => RBinSelect2,
            OutPadIS13 => OutPadIS13,
            OutPadIS14 => OutPadIS14,
                                                                              UNP \Rightarrow UNP.
            OutPadIS15 => OutPadIS15,
                                                                              URB \Rightarrow URB
            OutPadISOV => OutPadISOV,
                                                                              --Below VHDL code is an inserted
            OutPadQS0 \Rightarrow OutPadQS0,
            OutPadQS1 \Rightarrow OutPadQS1,
                                                                  .\compile\Waveform Editor 1.vhs
            OutPadQS2 => OutPadQS2,
                                                                                          -- User can modify it ....
            OutPadQS3 => OutPadQS3,
            OutPadQS4 \Rightarrow OutPadQS4,
                                                                              STIMULUS: process
            OutPadOS5 => OutPadOS5.
                                                                              begin -- of stimulus process
            OutPadOS6 => OutPadOS6.
                                                                              --wait for <time to next event>; --
                                                                  <current time>
            OutPadQS7 => OutPadQS7,
            OutPadOS8 => OutPadOS8,
            OutPadQS9 => OutPadQS9,
                                                                                          InPadI10 \le '0':
            OutPadQS10 => OutPadQS10,
                                                                                          InPadI11 \le '0';
            OutPadQS11 => OutPadQS11,
                                                                                          InPadI12 \le '0':
            OutPadQS12 => OutPadQS12,
                                                                                          InPadI13 \le '0':
            OutPadQS13 => OutPadQS13,
                                                                                          InPadI14 \le '0';
                                                                                          InPadI15 \le '0';
            OutPadQS14 => OutPadQS14,
            OutPadQS15 => OutPadQS15,
                                                                                          InPadI7 \le '0';
OutPadQSOV => OutPadQSOV,
                                                                                          InPadI8 \le '0';
\langle OutPad \sim ISO \rangle => \langle OutPad \sim ISO \rangle
                                                                                          InPadI9 \le '0':
\langle OutPad \sim IS1 \rangle = \langle OutPad \sim IS1 \rangle
                                                                                          InPadI1 \le '0';
                                                                                          \ln Pad \sim I6 \le '1';
\langle OutPad \sim IS2 \rangle = \langle OutPad \sim IS2 \rangle
\langle OutPad \sim IS3 \rangle => \langle OutPad \sim IS3 \rangle
                                                                                          \ln Pad \sim I7 \le '1';
                                                                                          \ln Pad \sim I8 \le '1';
\langle OutPad \sim IS4 \rangle = \langle OutPad \sim IS4 \rangle
\langle OutPad \sim IS5 \rangle => \langle OutPad \sim IS5 \rangle
                                                                                          \ln Pad\sim I9 \le '1';
\langle OutPad \sim IS6 \rangle => \langle OutPad \sim IS6 \rangle
                                                                                          \ln Pad \sim I10 \le '1'
\langle OutPad \sim IS7 \rangle => \langle OutPad \sim IS7 \rangle
                                                                                          \ln Pad \sim I11 \le '1';
\langle OutPad \sim IS8 \rangle => \langle OutPad \sim IS8 \rangle
                                                                                          InPadQOV \le '0';
\langle OutPad \sim IS9 \rangle => \langle OutPad \sim IS9 \rangle
                                                                                          \ln Pad \sim I13 \le '1';
```

```
\ln Pad\sim I12 \le '1';
                                                                       UNP \leq 0';
\ln \text{Pad} \sim \text{Q15} \le \text{'1'};
                                                                       Inc4 \le '1';
InPadI6 \le '0';
                                                                       Inc3 <= '1';
InPadI5 \le '0';
                                                                       Inc2 \le '1';
InPadI4 \le '0';
                                                                       Inc1 \leq '0';
InPadI3 \le '0';
                                                                       Inc0 \leq '0';
InPadI2 \le '0';
                                                                       Gain3 <= '1';
\ln Pad \sim I14 \le '1';
                                                                       Gain1 <= '0';
\ln Pad \sim Q14 \le '1';
                                                                       Gain0 <= '1';
\ln \text{Pad} \sim \text{Q13} \le \text{'1'};
                                                                       DRFM4 \le 'U';
\ln \text{Pad} \sim \text{Q12} \le \text{'1'};
                                                                       DRFM3 \le 'U';
\ln \text{Pad} \sim \text{Q11} \le \text{'1'};
                                                                       DRFM2 \le 'U';
                                                                       DRFM1 \le 'U';
\ln Pad\sim I0 \le '1';
\ln Pad\sim I1 \le '1';
                                                                       DRFM0 \le 'U';
\ln Pad\sim I2 \le '1';
                                                                       ENABLE <= '1';
\ln Pad \sim I3 \le '1';
                                                               wait for 2 ns; --0 fs
\ln Pad\sim I4 \le '1';
                                                                       RBinSelect0 <= '0';
\ln Pad \sim I5 \le '1';
                                                                       Inc2 \leq '0';
\ln Pad \sim Q10 \le '1';
                                                                       Inc1 \leq '1';
\ln Q9 \le 11';
                                                               wait for 2 ns; --2 ns
\ln Pad \sim Q8 \le '1';
                                                                       RBinSelect1 <= '0';
\ln Pad \sim Q7 \le '1';
                                                                       RBinSelect0 <= '1';
\ln \text{Pad} \sim \text{Q6} \le 1';
                                                                       Inc3 \leq 10';
                                                                       Inc2 <= '1';
\ln \text{Pad} \sim \text{Q5} \le \text{'1'};
\ln Pad \sim Q4 \le '1';
                                                               wait for 2 ns; --4 ns
                                                                       RBinSelect0 <= '0';
\ln Pad \sim Q3 \le '1';
\ln \text{Pad} \sim \text{Q2} \le \text{'1'};
                                                                       Inc2 \leq '0';
\ln Pad \sim Q1 \le '1';
                                                                       Inc1 \leq '0';
\ln \text{Pad} \sim \text{Q0} \le \text{'1'};
                                                               wait for 2 ns; --6 ns
                                                                       RBinSelect2 <= '0';
\ln Pad \sim I15 \le '1';
                                                                       RBinSelect1 <= '1';
InPadIOV <= '0';
InPadQ15 \le '0';
                                                                       RBinSelect0 <= '1';
InPadQ14 \le '0';
                                                                       Gain1 <= '1';
InPadQ13 \le '0';
                                                                       Gain0 \le '0';
InPadQ12 <= '0';
                                                               wait for 2 ns; --8 ns
InPadO11 <= '0':
                                                                       RBinSelect0 <= '0';
InPadQ10 \le '0';
                                                                       Inc4 \leq '0';
InPadQ9 \le '0';
                                                                       Inc3 \leq 11';
InPadO8 <= '0':
                                                                       Inc2 \le '1';
InPadQ7 \le '0';
                                                                       Inc0 \leq 11';
InPadQ6 \le '0';
                                                                       Gain1 <= '0';
InPadQ5 \le '0';
                                                                       Gain0 \le '1';
InPadQ4 \le '0';
                                                               wait for 2 ns; --10 ns
InPadQ3 \le '0';
                                                                       RBinSelect1 <= '0';
InPadQ2 \le '0';
                                                                       RBinSelect0 <= '1';
InPadQ1 \le '0';
                                                                       Inc4 <= '1';
InPadOO \le '0':
                                                                       Inc3 \leq '0';
Gain2 \le '1';
                                                                       Inc2 <= '0';
InPadI0 \le '0';
                                                                       Inc0 \le '0';
RBinSelect2 <= '1';
                                                               wait for 2 ns; --12 ns
RBinSelect1 <= '1';
                                                                       RBinSelect0 \le '0';
RBinSelect0 <= '1';
                                                                       Inc4 \leq 10';
PSV <= '0';
                                                                       Inc3 <= '1':
Oper <= '1';
                                                                       Inc2 \le '1';
ODVin \le '0';
                                                                       Inc1 \leq '1';
URB <= '1';
                                                                       Inc0 \le '1';
```

```
wait for 2 ns; --14 ns
                                                                      --wait for <time to next
                UNP <= '1';
                                                     event>; -- <current time>
                ENABLE <= '0';
                                                                      if END SIM = FALSE then
                                                                              CLK <= '0';
          wait for 2 ns; --16 ns
                PSV <= '1';
                                                                              wait for 1 ns; --0 fs
                UNP \le '0';
                                                                      else
                DRFM4 <= '0';
                                                                              wait;
                DRFM3 <= '0';
                                                                      end if;
                DRFM2 <= '0';
                                                                      if END SIM = FALSE then
                                                                              CLK <= '1';
                DRFM1 <= '0';
                DRFM0 <= '0';
                                                                              wait for 1 ns; --1 ns
          wait for 2 ns; --18 ns
                                                                      else
                DRFM4 <= '1';
                                                                              wait;
                DRFM3 <= '1';
                                                                      end if:
                DRFM2 <= '1';
                                                              end process;
                DRFM1 <= '1';
                DRFM0 <= '1';
                                                                      -- Add your stimulus here ...
          wait for 12 ns; --20 ns
                DRFM0 <= '0';
                                                              end TB ARCHITECTURE;
          wait for 6 ns; --32 ns
                PSV <= '0';
                                                              configuration
          wait for 62 ns; --38 ns
                                                     TESTBENCH FOR dtm 8rbps
                                                                                                 of
                END SIM <= TRUE;
                                                     dtm 8rbps tb is
                end of stimulus events
                                                                      for TB ARCHITECTURE
                                                                              for UUT : dtm 8rbps
        end process; -- end of stimulus process
                                                                                      use
                                                                                              entity
                                                     work.dtm 8rbps(structural);
        CLOCK CLK: process
                                                                              end for;
        begin
                                                                      end for;
                --this process was generated
                                                              end TESTBENCH FOR dtm 8rbps;
based on formula: 0 0 ns, 1 1 ns -r 2 ns
```

C. EXECUTING MACRO FOR THE 8 RANGE-BIN TEST BENCH

SetActiveLib -work		wave -noreg InPadQ14
	inaluda	
comp	-include	wave -noreg InPadQ15 wave -noreg InPadQOV
"\$DSN\src\dtm_8rbps.vhd"	inaluda	•
comp "CDCN\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	-include	wave -noreg {\InPad~I0\}
"\$DSN\src\TestBench\dtm_8rbps_T		wave -noreg {\InPad~I1\}
asim TESTBENCH_FOR_	dtm_8rbps	wave -noreg {\InPad~I2\}
wave		wave -noreg {\InPad~I3\}
wave -noreg CLK		wave -noreg {\InPad~I4\}
wave -noreg DRFM0		wave -noreg {\InPad~I5\}
wave -noreg DRFM1		wave -noreg {\InPad~I6\}
wave -noreg DRFM2		wave -noreg {\InPad~I7\}
wave -noreg DRFM3		wave -noreg {\InPad~I8\}
wave -noreg DRFM4		wave -noreg {\InPad~I9\}
wave -noreg ENABLE		wave -noreg {\InPad~I10\}
wave -noreg Gain0		wave -noreg {\InPad~I11\}
wave -noreg Gain1		wave -noreg {\InPad~I12\}
wave -noreg Gain2		wave -noreg {\InPad~I13\}
wave -noreg Gain3		wave -noreg {\InPad~I14\}
wave -noreg Inc0		wave -noreg {\InPad~I15\}
wave -noreg Inc1		wave -noreg ${\Pi Q0}$
wave -noreg Inc2		wave -noreg {\InPad~Q1\}
wave -noreg Inc3		wave -noreg {\InPad~Q2\}
wave -noreg Inc4		wave -noreg {\InPad~Q3\}
wave -noreg InPadI0		wave -noreg {\InPad~Q4\}
wave -noreg InPadI1		wave -noreg {\InPad~Q5\}
wave -noreg InPadI2		wave -noreg {\InPad~Q6\}
wave -noreg InPadI3		wave -noreg $\{\ln \text{Pad} \sim Q7 \}$
wave -noreg InPadI4		wave -noreg {\InPad~Q8\}
wave -noreg InPadI5		wave -noreg {\InPad~Q9\}
wave -noreg InPadI6		wave -noreg {\InPad~Q10\}
wave -noreg InPadI7		wave -noreg {\InPad~Q11\}
wave -noreg InPadI8		wave -noreg {\InPad~Q12\}
wave -noreg InPadI9		wave -noreg {\InPad~Q13\}
wave -noreg InPadI10		wave -noreg {\InPad~Q14\}
wave -noreg InPadI11		wave -noreg {\InPad~Q15\}
wave -noreg InPadI12		wave -noreg ODVin
wave -noreg InPadI13		wave -noreg ODVout
wave -noreg InPadI14		wave -noreg Oper
wave -noreg InPadI15		wave -noreg OutPadIS0
wave -noreg InPadIOV		wave -noreg OutPadIS1
wave -noreg InPadQ0		wave -noreg OutPadIS2
wave -noreg InPadQ1		wave -noreg OutPadIS3
wave -noreg InPadQ2		wave -noteg OutPadIS4
wave -noreg InPadQ3		wave -noteg OutPadIS5
wave -noteg in adQ3 wave -noteg InPadQ4		wave -noreg Out adiss wave -noreg OutPadIS6
wave -noteg in adQ4 wave -noteg InPadQ5		
		wave -noreg OutPadIS7
wave -noreg InPadQ6		wave -noreg OutPadIS8
wave -noreg InPadQ7		wave -noreg OutPadIS9
wave -noreg InPadQ8		wave -noreg OutPadIS10
wave -noreg InPadQ9		wave -noreg OutPadIS11
wave -noreg InPadQ10		wave -noreg OutPadIS12
wave -noreg InPadQ11		wave -noreg OutPadIS13
wave -noreg InPadQ12		wave -noreg OutPadIS14
wave -noreg InPadQ13		wave -noreg OutPadIS15

```
wave -noreg OutPadISOV
                                                    wave -noreg {\OutPad~IS15\}
wave -noreg OutPadOS0
                                                    wave -noreg {\OutPad~QS0\}
wave -noreg OutPadQS1
                                                    wave -noreg {\OutPad~QS1\}
wave -noreg OutPadQS2
                                                    wave -noreg {\OutPad~QS2\}
wave -noreg OutPadQS3
                                                    wave -noreg {\OutPad~QS3\}
wave -noreg OutPadQS4
                                                    wave -noreg {\OutPad~QS4\}
wave -noreg OutPadQS5
                                                    wave -noreg {\OutPad~QS5\}
wave -noreg OutPadQS6
                                                    wave -noreg {\OutPad~QS6\}
wave -noreg OutPadQS7
                                                    wave -noreg {\OutPad~QS7\}
wave -noreg OutPadQS8
                                                    wave -noreg {\OutPad~QS8\}
wave -noreg OutPadQS9
                                                    wave -noreg {\OutPad~QS9\}
wave -noreg OutPadQS10
                                                    wave -noreg {\OutPad~QS10\}
                                                    wave -noreg {\OutPad~QS11\}
wave -noreg OutPadQS11
wave -noreg OutPadQS12
                                                    wave -noreg {\OutPad~QS12\}
wave -noreg OutPadQS13
                                                    wave -noreg {\OutPad~QS13\}
wave -noreg OutPadQS14
                                                    wave -noreg {\OutPad~QS14\}
wave -noreg OutPadQS15
                                                    wave -noreg {\OutPad~QS15\}
wave -noreg OutPadQSOV
                                                    wave -noreg PSV
wave -noreg {\OutPad~IS0\}
                                                    wave -noreg RBinSelect0
wave -noreg {\OutPad~IS1\}
                                                    wave -noreg RBinSelect1
wave -noreg {\OutPad~IS2\}
                                                    wave -noreg RBinSelect2
wave -noreg {\OutPad~IS3\}
                                                    wave -noreg UNP
wave -noreg {\OutPad~IS4\}
                                                    wave -noreg URB
wave -noreg {\OutPad~IS5\}
                                                    run 100.00 ns
wave -noreg {\OutPad~IS6\}
                                                    # The following lines can be used for
wave -noreg {\OutPad~IS7\}
                                            timing simulation
wave -noreg {\OutPad~IS8\}
                                                                                   acom
wave -noreg {\OutPad~IS9\}
                                            <backannotated vhdl file name>
wave -noreg {\OutPad~IS10\}
                                                                comp
                                                                                -include
                                           "$DSN\src\TestBench\dtm_8rbps_TB_tim_cfg.v
wave -noreg {\OutPad~IS11\}
wave -noreg {\OutPad~IS12\}
                                           hd"
wave -noreg {\OutPad~IS13\}
                                                    # asim TIMING_FOR_dtm_8rbps
wave -noreg {\OutPad~IS14\}
```

APPENDIX F. VHDL CODE FOR THE 32 RANGE-BIN MODULATOR

A. TOP LEVEL VHDL CODE

	InPadI4 : in std_logic;
Title :	InPadI5 : in std_logic;
Design : HB_32_RB_2	InPadI6 : in std_logic;
Author : Hakan Bergon	InPadI7: in std logic;
Company : NPS	InPadI8 : in std logic;
	InPadI9 : in std logic;
	InPadIOV: in std logic;
File :	InPadQ0 : in std logic;
c:\My Designs\HB 32 RB 2\compile\HB 32R	InPadQ1: in std_logic;
BPs.vhd	InPadQ10: in std_logic;
Generated : Wed Aug 21 12:04:11	InPadQ11: in std_logic;
2002	InPadQ12 : in std_logic;
From :	InPadQ13: in std_logic;
c:\My_Designs\HB_32_RB_2\src\HB_32RBPs.b	InPadQ14: in std_logic;
de Di Di Oli II o o o o	InPadQ15: in std_logic;
By : Bde2Vhdl ver. 2.01	InPadQ2: in std_logic;
 	InPadQ3 : in std_logic;
Description :	InPadQ4 : in std_logic;
	InPadQ5 : in std_logic;
Design unit header	InPadQ6 : in std_logic;
LIBRARY IEEE;	InPadQ7 : in std_logic;
USE IEEE.std_logic_1164.all;	InPadQ8 : in std_logic;
	InPadQ9 : in std_logic;
entity HB_32RBPs is	InPadQOV : in std_logic;
port(Inc0: in std logic;
CLK : in std logic;	Inc1: in std logic;
DRFM0 : in std_logic;	Inc2: in std logic;
DRFM1 : in std logic;	Inc3: in std logic;
DRFM2 : in std_logic;	Inc4: in std_logic;
DRFM3 : in std_logic;	ODVin: in std_logic;
DRFM4 : in std_logic;	Oper : in std_logic;
ENABLE 1 : in std_logic;	PSV : in std_logic;
ENABLE_1 : in std_logic; ENABLE_2 : in std_logic;	RB 81 inSelect0 : in std logic;
ENABLE_3: in std_logic;	RB_81_inSelect1 : in std_logic;
ENABLE_4: in std_logic;	RB_81_inSelect2 : in std_logic;
Gain0: in std_logic;	RB_82_inSelect0 : in std_logic;
Gain1: in std_logic;	RB_82_inSelect1 : in std_logic;
Gain2 : in std_logic;	RB_82_inSelect2 : in std_logic;
Gain3: in std_logic;	RB_83_inSelect0 : in std_logic;
InPadI0 : in std_logic;	RB_83_inSelect1 : in std_logic;
InPadI1 : in std_logic;	RB_83_inSelect2 : in std_logic;
<pre>InPadI10 : in std_logic;</pre>	RB_84_inSelect0 : in std_logic;
InPadI11 : in std_logic;	RB_84_inSelect1 : in std_logic;
InPadI12 : in std_logic;	RB_84_inSelect2 : in std_logic;
InPadI13 : in std_logic;	UNP: in std_logic;
InPadI14 : in std logic;	URB : in std_logic;
InPadI15: in std logic;	\InPad~I0\: in std_logic;
InPadI2 : in std logic;	\InPad~I10\: in std logic;
InPadI3 : in std_logic;	\InPad~I11\: in std logic;
ini uais . in sta_togic,	am aa 1111. m saa_10510,

```
OutPadQS3: out std logic;
\InPad~I12\ : in std logic;
\InPad~I13\: in std logic;
                                                         OutPadOS4: out std logic;
\InPad~I14\: in std logic;
                                                         OutPadQS5: out std logic;
\InPad~I15\: in std logic;
                                                         OutPadQS6: out std logic;
\InPad~I1\: in std logic;
                                                         OutPadOS7: out std logic;
\InPad~I2\: in std logic;
                                                         OutPadQS8: out std logic;
\InPad~I3\: in std logic;
                                                         OutPadQS9: out std logic;
\InPad~I4\: in std logic;
                                                         OutPadOSOV: out std logic;
\InPad~I5\: in std logic;
                                                         \OutPad~IS0\: out std logic;
\InPad~I6\: in std logic;
                                                         \OutPad~IS10\: out std logic;
\InPad~I7\: in std logic;
                                                        \OutPad~IS11\: out std logic;
\InPad~I8\: in std logic;
                                                        \OutPad~IS12\: out std logic;
\InPad~I9\: in std logic;
                                                        \OutPad~IS13\: out std logic;
\InPad~O0\: in std logic;
                                                         \OutPad~IS14\: out std logic;
\InPad~Q10\: in std logic;
                                                         \OutPad~IS15\: out std logic;
\InPad~Q11\ : in std logic;
                                                         \OutPad~IS1\: out std logic;
\InPad~Q12\: in std logic;
                                                         \OutPad~IS2\: out std logic;
\InPad~Q13\: in std logic;
                                                        \OutPad~IS3\: out std logic;
\InPad~Q14\: in std logic;
                                                        \OutPad~IS4\: out std logic;
\InPad~Q15\: in std logic;
                                                        \OutPad~IS5\: out std logic;
\InPad~Q1\: in std logic;
                                                         \OutPad~IS6\: out std logic;
\ln \text{Pad} \sim \text{Q2}: in std logic;
                                                        \OutPad~IS7\: out std logic;
\InPad~Q3\: in std logic;
                                                        \OutPad~IS8\: out std logic;
\InPad~Q4\: in std logic;
                                                        \OutPad~IS9\: out std logic;
\ln \text{Pad} \sim \text{Q5}: in std logic;
                                                         \OutPad~OS0\: out std logic:
\InPad~Q6\: in std logic;
                                                         \OutPad~QS10\: out std logic;
\ln \text{Pad} \sim \text{Q7}: in std logic;
                                                         \OutPad~QS11\: out std logic;
\InPad~Q8\: in std logic;
                                                        \OutPad~QS12\: out std logic;
                                                        \OutPad~QS13\: out std logic;
\ln \text{Pad} \sim \text{Q9}: in std logic;
ODVout: out std logic;
                                                        \OutPad~QS14\: out std logic;
OutPadIS0: out std logic;
                                                         \OutPad~QS15\: out std logic;
OutPadIS1: out std logic;
                                                         \OutPad~QS1\: out std logic;
OutPadIS10: out std logic;
                                                         \OutPad~QS2\: out std logic;
OutPadIS11: out std logic;
                                                         \OutPad~QS3\: out std logic;
OutPadIS12: out std logic;
                                                         \OutPad~OS4\: out std logic;
OutPadIS13: out std logic:
                                                         \OutPad~OS5\: out std logic:
                                                         \OutPad~QS6\: out std logic;
OutPadIS14: out std logic;
                                                         \OutPad~QS7\: out std logic;
OutPadIS15: out std logic;
OutPadIS2 : out std logic:
                                                        \OutPad~OS8\: out std logic:
OutPadIS3 : out std logic;
                                                         \OutPad~QS9\: out std logic
OutPadIS4: out std logic;
OutPadIS5 : out std logic;
                                                    end HB_32RBPs;
OutPadIS6: out std logic;
OutPadIS7: out std logic;
                                                    architecture structural of HB 32RBPs is
OutPadIS8 : out std logic;
OutPadIS9: out std logic;
                                                    ---- Component declarations -----
OutPadISOV: out std logic;
OutPadQS0: out std_logic;
                                                    component DTM 8RBPs
OutPadQS1: out std logic;
                                                     port (
OutPadOS10: out std logic;
                                                         CLK: in STD LOGIC:
OutPadQS11: out std logic;
                                                         DRFM0: in STD_LOGIC;
OutPadQS12: out std logic;
                                                        DRFM1: in STD LOGIC;
OutPadOS13: out std logic;
                                                         DRFM2: in STD LOGIC;
OutPadQS14 : out std_logic;
                                                         DRFM3: in STD_LOGIC;
OutPadQS15: out std logic;
                                                         DRFM4: in STD LOGIC;
OutPadQS2: out std logic;
                                                         ENABLE: in STD LOGIC;
```

CoinO in STD LOCIC		\InPad~I14\: in STD LOGIC;
Gain0 : in STD_LOGIC;		
Gain1 : in STD_LOGIC;		\InPad~I15\: in STD_LOGIC;
Gain2 : in STD_LOGIC;		\InPad~I1\: in STD_LOGIC;
Gain3: in STD_LOGIC;		\InPad~I2\: in STD_LOGIC;
InPadI0 : in STD_LOGIC;		\InPad~I3\: in STD_LOGIC;
InPadI1: in STD LOGIC;		\InPad~I4\: in STD LOGIC;
InPadI10: in STD LOGIC;		\InPad~I5\: in STD_LOGIC;
InPadI11 : in STD LOGIC;		\InPad~I6\: in STD_LOGIC;
InPadI12 : in STD_LOGIC;		\InPad~I7\: in STD_LOGIC;
InPadI13 : in STD_LOGIC;		\InPad~I8\: in STD_LOGIC;
-		<u> </u>
InPadI14: in STD_LOGIC;		\InPad~I9\: in STD_LOGIC;
InPadI15: in STD_LOGIC;		\InPad~Q0\: in STD_LOGIC;
InPadI2: in STD_LOGIC;		\InPad~Q10\ : in STD_LOGIC;
InPadI3: in STD_LOGIC;		\InPad~Q11\: in STD_LOGIC;
InPadI4 : in STD_LOGIC;		\InPad~Q12\: in STD_LOGIC;
InPadI5 : in STD_LOGIC;		\InPad~Q13\: in STD_LOGIC;
InPadI6 : in STD_LOGIC;		\InPad~Q14\ : in STD_LOGIC;
InPadI7 : in STD_LOGIC;		\InPad~Q15\: in STD_LOGIC;
InPadI8: in STD LOGIC;		\InPad~Q1\: in STD LOGIC;
InPadI9 : in STD LOGIC;		\InPad~Q2\: in STD LOGIC;
InPadIOV : in STD LOGIC;		\InPad~Q3\: in STD_LOGIC;
InPadQ0 : in STD LOGIC;		\InPad~Q4\: in STD_LOGIC;
InPadQ1 : in STD_LOGIC;		\InPad~Q5\: in STD_LOGIC;
InPadQ10: in STD_LOGIC;		\InPad~Q6\: in STD_LOGIC;
InPadQ11: in STD_LOGIC;		\InPad~Q7\: in STD_LOGIC;
InPadQ12 : in STD_LOGIC;		\InPad~Q8\: in STD_LOGIC;
InPadQ13: in STD_LOGIC;		\InPad~Q9\: in STD_LOGIC;
InPadQ14: in STD_LOGIC;		ODVout : out STD_LOGIC;
InPadQ15: in STD_LOGIC;		OutPadIS0 : out STD_LOGIC;
InPadQ2 : in STD_LOGIC;		OutPadIS1 : out STD_LOGIC;
InPadQ3 : in STD_LOGIC;		OutPadIS10 : out STD_LOGIC;
InPadQ4 : in STD_LOGIC;		OutPadIS11 : out STD_LOGIC;
InPadQ5 : in STD_LOGIC;		OutPadIS12 : out STD_LOGIC;
InPadQ6: in STD_LOGIC;		OutPadIS13 : out STD_LOGIC;
<pre>InPadQ7 : in STD_LOGIC;</pre>		OutPadIS14 : out STD_LOGIC;
<pre>InPadQ8 : in STD_LOGIC;</pre>		OutPadIS15 : out STD_LOGIC;
InPadQ9 : in STD_LOGIC;		OutPadIS2 : out STD_LOGIC;
InPadQOV : in STD_LOGIC;		OutPadIS3 : out STD LOGIC;
Inc0: in STD_LOGIC;		OutPadIS4 : out STD_LOGIC;
Inc1: in STD LOGIC;		OutPadIS5 : out STD LOGIC;
Inc2 : in STD_LOGIC;		OutPadIS6 : out STD_LOGIC;
Inc3: in STD_LOGIC;		OutPadIS7 : out STD_LOGIC;
Inc4: in STD_LOGIC;		OutPadIS8 : out STD LOGIC;
ODVin : in STD_LOGIC;		OutPadIS9 : out STD_LOGIC;
Oper: in STD_LOGIC;		OutPadISOV : out STD_LOGIC;
PSV : in STD_LOGIC;		OutPadQS0 : out STD_LOGIC;
<u>-</u>		•
RBinSelect0: in STD_LOGIC;		OutPadQS1: out STD_LOGIC;
RBinSelect1: in STD_LOGIC;		OutPadQS10 : out STD_LOGIC;
RBinSelect2 : in STD_LOGIC;		OutPadQS11: out STD_LOGIC;
UNP : in STD_LOGIC;		OutPadQS12 : out STD_LOGIC;
URB : in STD_LOGIC;		OutPadQS13 : out STD_LOGIC;
\InPad~I0\: in STD_LOGIC;		OutPadQS14 : out STD_LOGIC;
\InPad~I10\: in STD_LOGIC;		OutPadQS15 : out STD_LOGIC;
\InPad~I11\ : in STD_LOGIC;		OutPadQS2 : out STD_LOGIC;
\InPad~I12\: in STD_LOGIC;		OutPadQS3 : out STD_LOGIC;
\InPad~I13\ : in STD_LOGIC;		OutPadQS4 : out STD_LOGIC;
	145	_ :
	173	

```
OutPadQS5: out STD LOGIC;
                                                        signal P8113: STD LOGIC;
           OutPadOS6: out STD LOGIC;
                                                        signal P8114: STD LOGIC;
           OutPadQS7: out STD LOGIC;
                                                        signal P8115: STD LOGIC;
           OutPadQS8: out STD LOGIC;
                                                        signal P8116: STD LOGIC;
           OutPadOS9: out STD LOGIC:
                                                        signal P8117: STD LOGIC;
           OutPadQSOV: out STD LOGIC;
                                                        signal P8118: STD LOGIC;
           \OutPad~IS0\: out STD LOGIC;
                                                        signal P8119: STD LOGIC;
           \OutPad~IS10\: out STD LOGIC;
                                                        signal P8120 : STD LOGIC;
           \OutPad~IS11\: out STD LOGIC;
                                                        signal P8121: STD LOGIC;
                                                        signal P8122: STD LOGIC;
           \OutPad~IS12\: out STD LOGIC;
           \OutPad~IS13\: out STD LOGIC;
                                                        signal P8123: STD LOGIC;
           \OutPad~IS14\: out STD LOGIC;
                                                        signal P8124: STD LOGIC;
                                                        signal P8125: STD LOGIC;
           \OutPad~IS15\: out STD LOGIC;
           \OutPad~IS1\: out STD LOGIC;
                                                        signal P8126: STD LOGIC;
                                                        signal P8127: STD LOGIC;
           \OutPad~IS2\: out STD LOGIC;
           \OutPad~IS3\: out STD LOGIC;
                                                        signal P8128: STD LOGIC;
           \OutPad~IS4\: out STD LOGIC;
                                                        signal P8129: STD LOGIC;
           \OutPad~IS5\: out STD LOGIC;
                                                        signal P8130 : STD LOGIC;
           \OutPad~IS6\: out STD LOGIC;
                                                        signal P8131: STD LOGIC;
           \OutPad~IS7\: out STD LOGIC;
                                                        signal P8132 : STD_LOGIC;
           \OutPad~IS8\: out STD LOGIC;
                                                        signal P8133: STD LOGIC;
           \OutPad~IS9\: out STD LOGIC;
                                                        signal P8134 : STD LOGIC;
           \OutPad~QS0\: out STD LOGIC;
                                                        signal P8135 : STD LOGIC;
                                                        signal P8136: STD LOGIC;
           \OutPad~QS10\: out STD LOGIC;
           \OutPad~QS11\: out STD LOGIC:
                                                        signal P8137: STD LOGIC;
           \OutPad~QS12\: out STD LOGIC;
                                                        signal P8138: STD LOGIC;
           \OutPad~QS13\: out STD LOGIC;
                                                        signal P8139: STD LOGIC;
           \OutPad~QS14\: out STD LOGIC;
                                                        signal P8140: STD LOGIC;
                                                        signal P8141: STD LOGIC;
           \OutPad~QS15\: out STD LOGIC;
           \OutPad~QS1\: out STD LOGIC;
                                                        signal P8142: STD LOGIC;
           \OutPad~QS2\: out STD LOGIC;
                                                        signal P8143: STD LOGIC;
           \OutPad~QS3\: out STD LOGIC;
                                                        signal P8144: STD LOGIC;
           \OutPad~QS4\: out STD LOGIC;
                                                        signal P8145: STD LOGIC;
           \OutPad~QS5\: out STD LOGIC;
                                                        signal P8146: STD LOGIC;
           \OutPad~QS6\: out STD LOGIC:
                                                        signal P8147: STD LOGIC;
           \OutPad~OS7\: out STD_LOGIC:
                                                        signal P8148: STD LOGIC:
           \OutPad~QS8\: out STD LOGIC;
                                                        signal P8149: STD LOGIC;
           \OutPad~QS9\: out STD LOGIC
                                                        signal P8150 : STD LOGIC;
                                                        signal P8151: STD LOGIC;
        );
       end component;
                                                        signal P8152: STD LOGIC;
                                                        signal P8153: STD LOGIC;
       --- Signal declarations used on the
                                                        signal P8154: STD_LOGIC;
diagram ----
                                                        signal P8155: STD LOGIC;
                                                        signal P8156: STD LOGIC;
       signal P8101: STD LOGIC;
                                                        signal P8157: STD LOGIC;
       signal P8102: STD LOGIC;
                                                        signal P8158: STD LOGIC;
       signal P8103: STD LOGIC;
                                                        signal P8159: STD LOGIC;
       signal P8104 : STD LOGIC;
                                                        signal P8160: STD LOGIC;
       signal P8105 : STD LOGIC;
                                                        signal P8161: STD LOGIC;
       signal P8106 : STD LOGIC;
                                                        signal P8162 : STD LOGIC;
       signal P8107 : STD LOGIC;
                                                        signal P8163 : STD LOGIC;
       signal P8108: STD LOGIC;
                                                        signal P8164: STD LOGIC;
       signal P8109: STD LOGIC;
                                                        signal P8165: STD LOGIC;
       signal P8110 : STD_LOGIC;
                                                        signal P8166: STD_LOGIC;
       signal P8111: STD LOGIC;
                                                        signal P8201 : STD LOGIC;
       signal P8112: STD LOGIC;
                                                        signal P8202 : STD LOGIC;
```

```
signal P8203 : STD LOGIC;
                                                  signal P8259: STD LOGIC;
signal P8204 : STD LOGIC;
                                                  signal P8260 : STD LOGIC;
signal P8205 : STD LOGIC;
                                                  signal P8261: STD LOGIC;
signal P8206 : STD LOGIC;
                                                  signal P8262 : STD LOGIC;
signal P8207 : STD LOGIC;
                                                  signal P8263: STD LOGIC;
signal P8208: STD LOGIC;
                                                  signal P8264: STD LOGIC;
signal P8209: STD LOGIC;
                                                  signal P8265: STD LOGIC;
signal P8210: STD LOGIC;
                                                  signal P8266: STD LOGIC;
signal P8211: STD LOGIC;
                                                  signal P8301: STD LOGIC;
signal P8212: STD LOGIC;
                                                  signal P8302 : STD LOGIC;
signal P8213: STD LOGIC;
                                                  signal P8303 : STD LOGIC;
signal P8214: STD LOGIC;
                                                  signal P8304: STD LOGIC;
signal P8215 : STD LOGIC;
                                                  signal P8305 : STD LOGIC;
signal P8216 : STD LOGIC;
                                                  signal P8306 : STD LOGIC;
signal P8217: STD LOGIC;
                                                  signal P8307: STD LOGIC;
signal P8218 : STD LOGIC;
                                                  signal P8308 : STD LOGIC;
signal P8219 : STD LOGIC;
                                                  signal P8309 : STD LOGIC;
signal P8220: STD LOGIC;
                                                  signal P8310: STD LOGIC;
signal P8221: STD LOGIC;
                                                  signal P8311: STD LOGIC;
signal P8222 : STD_LOGIC;
                                                  signal P8312 : STD_LOGIC;
signal P8223 : STD LOGIC;
                                                  signal P8313: STD LOGIC;
signal P8224 : STD LOGIC;
                                                  signal P8314: STD LOGIC;
signal P8225 : STD LOGIC;
                                                  signal P8315: STD LOGIC;
signal P8226: STD LOGIC;
                                                  signal P8316: STD LOGIC;
signal P8227: STD LOGIC;
                                                  signal P8317: STD LOGIC;
signal P8228: STD LOGIC;
                                                  signal P8318: STD LOGIC;
signal P8229 : STD LOGIC;
                                                  signal P8319 : STD LOGIC;
signal P8230 : STD LOGIC;
                                                  signal P8320 : STD LOGIC;
signal P8231: STD LOGIC;
                                                  signal P8321: STD LOGIC;
signal P8232: STD LOGIC;
                                                  signal P8322: STD LOGIC;
signal P8233: STD LOGIC;
                                                  signal P8323: STD LOGIC;
signal P8234 : STD LOGIC;
                                                  signal P8324: STD LOGIC;
signal P8235 : STD LOGIC;
                                                  signal P8325 : STD LOGIC;
signal P8236: STD LOGIC;
                                                  signal P8326: STD LOGIC;
signal P8237: STD LOGIC;
                                                  signal P8327: STD LOGIC;
signal P8238 : STD LOGIC;
                                                  signal P8328: STD LOGIC;
signal P8239: STD LOGIC;
                                                  signal P8329: STD LOGIC;
signal P8240 : STD LOGIC;
                                                  signal P8330 : STD LOGIC;
signal P8241: STD LOGIC;
                                                  signal P8331 : STD LOGIC;
signal P8242 : STD LOGIC;
                                                  signal P8332 : STD LOGIC;
signal P8243: STD LOGIC;
                                                  signal P8333: STD LOGIC;
                                                  signal P8334 : STD_LOGIC;
signal P8244: STD LOGIC;
signal P8245: STD LOGIC;
                                                  signal P8335 : STD LOGIC;
signal P8246 : STD LOGIC;
                                                  signal P8336 : STD LOGIC;
signal P8247: STD LOGIC;
                                                  signal P8337: STD LOGIC;
signal P8248: STD LOGIC;
                                                  signal P8338 : STD LOGIC;
signal P8249: STD LOGIC;
                                                  signal P8339: STD LOGIC;
signal P8250 : STD LOGIC;
                                                  signal P8340 : STD LOGIC;
signal P8251: STD LOGIC;
                                                  signal P8341: STD LOGIC;
signal P8252 : STD LOGIC;
                                                  signal P8342 : STD LOGIC;
signal P8253 : STD_LOGIC;
                                                  signal P8343 : STD LOGIC;
signal P8254: STD LOGIC;
                                                  signal P8344: STD LOGIC;
signal P8255: STD LOGIC;
                                                  signal P8345: STD LOGIC;
signal P8256: STD_LOGIC;
                                                  signal P8346: STD_LOGIC;
signal P8257: STD LOGIC;
                                                  signal P8347: STD LOGIC;
signal P8258: STD LOGIC;
                                                  signal P8348: STD LOGIC;
```

```
signal P8349: STD LOGIC;
                                                                             InPadQ10 => InPadQ10,
         signal P8350 : STD LOGIC;
                                                                             InPadO11 \Rightarrow InPadO11,
         signal P8351: STD LOGIC;
                                                                             InPadQ12 \Rightarrow InPadQ12,
                                                                             InPadQ13 => InPadQ13,
         signal P8352 : STD LOGIC;
         signal P8353 : STD LOGIC;
                                                                             InPadO14 => InPadO14,
         signal P8354: STD LOGIC;
                                                                             InPadQ15 => InPadQ15,
         signal P8355: STD LOGIC;
                                                                             InPadQ2 \Rightarrow InPadQ2
         signal P8356: STD LOGIC;
                                                                             InPadO3 => InPadO3,
         signal P8357: STD LOGIC;
                                                                             InPadQ4 \Rightarrow InPadQ4,
         signal P8358: STD LOGIC;
                                                                             InPadQ5 => InPadQ5,
         signal P8359: STD LOGIC;
                                                                             InPadO6 => InPadO6,
                                                                             InPadQ7 => InPadQ7,
         signal P8360: STD LOGIC;
         signal P8361: STD LOGIC;
                                                                             InPadQ8 \Rightarrow InPadQ8,
                                                                             InPadO9 => InPadO9,
         signal P8362 : STD LOGIC;
                                                                             InPadQOV \Rightarrow InPadQOV,
         signal P8363: STD LOGIC;
         signal P8364 : STD LOGIC;
                                                                             Inc0 \Rightarrow Inc0,
         signal P8365 : STD LOGIC;
                                                                             Inc1 \Rightarrow Inc1,
         signal P8366: STD LOGIC;
                                                                             Inc2 \Rightarrow Inc2,
                                                                             Inc3 => Inc3,
                                                                             Inc4 => Inc4,
         begin
                                                                             ODVin => ODVin,
         ---- Component instantiations ----
                                                                             ODVout => ODVout,
                                                                             Oper => Oper,
         \HB RangeBinModulator 32 1\
                                                                             OutPadIS0 \Rightarrow P8101,
DTM 8RBPs
                                                                             OutPadIS1 \Rightarrow P8102.
                                                                             OutPadIS10 \Rightarrow P8111,
          port map(
              CLK \Rightarrow CLK
                                                                             OutPadIS11 \Rightarrow P8112,
                                                                             OutPadIS12 => P8113,
              DRFM0 \Rightarrow DRFM0,
              DRFM1 \Rightarrow DRFM1,
                                                                             OutPadIS13 \Rightarrow P8114,
              DRFM2 \Rightarrow DRFM2
                                                                             OutPadIS14 \Rightarrow P8115,
              DRFM3 \Rightarrow DRFM3,
                                                                             OutPadIS15 \Rightarrow P8116,
              DRFM4 \Rightarrow DRFM4,
                                                                             OutPadIS2 \Rightarrow P8103,
              ENABLE => ENABLE 1,
                                                                             OutPadIS3 \Rightarrow P8104,
              Gain0 \Rightarrow Gain0,
                                                                             OutPadIS4 \Rightarrow P8105,
              Gain1 => Gain1,
                                                                             OutPadIS5 \Rightarrow P8106,
              Gain2 \Rightarrow Gain2.
                                                                             OutPadIS6 \Rightarrow P8107.
              Gain3 \Rightarrow Gain3,
                                                                             OutPadIS7 \Rightarrow P8108,
                                                                             OutPadIS8 \Rightarrow P8109.
              InPadI0 \Rightarrow InPadI0,
              InPadI1 => InPadI1,
                                                                             OutPadIS9 \Rightarrow P8110.
              InPadI10 \Rightarrow InPadI10,
                                                                             OutPadISOV => P8117,
              InPadI11 => InPadI11,
                                                                             OutPadQS0 \Rightarrow P8118,
                                                                             OutPadQS1 \Rightarrow P8119,
              InPadI12 => InPadI12,
                                                                             OutPadQS10 \Rightarrow P8127,
              InPadI13 => InPadI13,
              InPadI14 => InPadI14,
                                                                             OutPadQS11 \Rightarrow P8128,
                                                                             OutPadQS12 \Rightarrow P8129,
              InPadI15 => InPadI15,
              InPadI2 \Rightarrow InPadI2,
                                                                             OutPadQS13 \Rightarrow P8130,
              InPadI3 \Rightarrow InPadI3.
                                                                             OutPadOS14 \Rightarrow P8131,
              InPadI4 \Rightarrow InPadI4,
                                                                             OutPadQS15 \Rightarrow P8132,
                                                                             OutPadQS2 \Rightarrow P8120,
              InPadI5 \Rightarrow InPadI5,
              InPadI6 \Rightarrow InPadI6,
                                                                             OutPadOS3 \Rightarrow P8121,
              InPadI7 \Rightarrow InPadI7,
                                                                             OutPadQS4 \Rightarrow P8122,
              InPadI8 \Rightarrow InPadI8,
                                                                             OutPadQS5 \Rightarrow P8166,
              InPadI9 \Rightarrow InPadI9
                                                                             OutPadOS6 \Rightarrow P8123,
              InPadIOV => InPadIOV,
                                                                             OutPadQS7 \Rightarrow P8124,
              InPadQ0 \Rightarrow InPadQ0,
                                                                             OutPadQS8 \Rightarrow P8125,
              InPadQ1 => InPadQ1,
                                                                             OutPadQS9 \Rightarrow P8126,
```

```
OutPadQSOV => P8133,
                                                                          \langle OutPad \langle QS10 \rangle = P8160,
PSV \Rightarrow PSV
                                                                          \langle OutPad \sim OS11 \rangle = P8161
RBinSelect0 => RB 81 inSelect0,
                                                                          \langle OutPad \langle QS12 \rangle = P8162
RBinSelect1 => RB 81 inSelect1,
                                                                          \langle OutPad \rangle QS13 \rangle => P8163
RBinSelect2 => RB 81 inSelect2,
                                                                          \langle OutPad \sim OS14 \rangle = P8164
                                                                          \langle OutPad \langle QS15 \rangle = P8165,
UNP \Rightarrow UNP,
                                                                          \langle OutPad \langle QS1 \rangle = P8151,
URB \Rightarrow URB,
\ln Pad\sim I0 => \ln Pad\sim I0,
                                                                          \langle OutPad \rangle OS2 \rangle => P8152
                                                                          \langle OutPad \langle QS3 \rangle = P8153,
\ln Pad\sim I10 => \ln Pad\sim I10,
                                                                          \langle OutPad \langle QS4 \rangle = P8154,
\ln Pad\sim I111 => \ln Pad\sim I111,
                                                                          \langle OutPad \langle QS5 \rangle = P8155,
\ln Pad\sim I12 => \ln Pad\sim I12
\ln Pad\sim I13 = \ln Pad\sim I13
                                                                          \langle OutPad \rangle QS6 \rangle => P8156
\ln Pad\sim I14 => \ln Pad\sim I14
                                                                          \langle OutPad \rangle QS7 \rangle => P8157
\ln Pad\sim I15 = \ln Pad\sim I15,
                                                                          \langle OutPad \sim OS8 \rangle => P8158
\ln Pad\sim I1 => \ln Pad\sim I1
                                                                          \langle OutPad \sim QS9 \rangle => P8159
\ln Pad\sim I2 => \ln Pad\sim I2
\ln Pad \sim I3 = \ln Pad \sim I3
\ln Pad\sim I4 => \ln Pad\sim I4
                                                                    \HB RangeBinModulator 32 2\
\ln Pad \sim I5 = \ln Pad \sim I5
                                                         DTM 8RBPs
\ln Pad\sim I6 => \ln Pad\sim I6,
                                                                     port map(
\ln Pad\sim I7 => \ln Pad\sim I7
                                                                          CLK \Rightarrow CLK
\ln Pad\sim I8 = \ln Pad\sim I8
                                                                          DRFM0 \Rightarrow DRFM0,
\ln Pad\sim I9 = \ln Pad\sim I9
                                                                          DRFM1 \Rightarrow DRFM1,
\ln Pad \sim Q0 = \ln Pad \sim Q0
                                                                          DRFM2 \Rightarrow DRFM2
\ln Pad \sim Q10 => \ln Pad \sim Q10
                                                                          DRFM3 \Rightarrow DRFM3,
\ln Pad \sim Q11 = \ln Pad \sim Q11
                                                                          DRFM4 => DRFM4,
\ln Pad \sim Q12 => \ln Pad \sim Q12
                                                                          ENABLE \Rightarrow ENABLE 2
\ln Pad \sim Q13 = \ln Pad \sim Q13
                                                                          Gain0 \Rightarrow Gain0,
\ln Pad \sim Q14 => \ln Pad \sim Q14
                                                                          Gain1 \Rightarrow Gain1,
\ln Pad \sim Q15 = \ln Pad \sim Q15
                                                                          Gain2 \Rightarrow Gain2,
\ln Pad \sim Q1 = \ln Pad \sim Q1,
                                                                          Gain3 \Rightarrow Gain3,
\ln Pad \sim Q2 = \ln Pad \sim Q2
                                                                          InPadI0 => P8101,
\ln Pad \sim Q3 = \ln Pad \sim Q3
                                                                          InPadI1 => P8102,
\ln Pad \sim Q4 = \ln Pad \sim Q4
                                                                          InPadI10 => P8111,
                                                                          InPadI11 => P8112,
\ln Pad \sim Q5 = \ln Pad \sim Q5,
\ln Pad \sim Q6 = \ln Pad \sim Q6
                                                                          InPadI12 => P8113.
\ln Pad \sim Q7 = \ln Pad \sim Q7,
                                                                          InPadI13 => P8114,
\ln Pad \sim Q8 = \ln Pad \sim Q8
                                                                          InPadI14 => P8115,
\ln Pad \sim Q9 = \ln Pad \sim Q9
                                                                          InPadI15 => P8116,
\langle OutPad \sim ISO \rangle => P8134,
                                                                          InPadI2 \Rightarrow P8103,
\langle OutPad \sim IS10 \rangle => P8144
                                                                          InPadI3 => P8104,
\langle OutPad \sim IS11 \rangle = P8145,
                                                                          InPadI4 => P8105,
\langle OutPad \sim IS12 \rangle => P8146,
                                                                          InPadI5 => P8106,
\langle OutPad \sim IS13 \rangle = P8147,
                                                                          InPadI6 => P8107,
                                                                          InPadI7 => P8108,
\langle OutPad \sim IS14 \rangle = > P8148,
\langle OutPad \sim IS15 \rangle = P8149
                                                                          InPadI8 => P8109,
\langle OutPad \sim IS1 \rangle => P8135,
                                                                          InPadI9 => P8110,
\langle OutPad \sim IS2 \rangle => P8136,
                                                                          InPadIOV \Rightarrow P8117,
\langle OutPad \sim IS3 \rangle => P8137,
                                                                          InPadQ0 => P8118,
\langle OutPad \sim IS4 \rangle => P8138
                                                                          InPadO1 => P8119,
\langle OutPad \sim IS5 \rangle => P8139,
                                                                          InPadQ10 => P8127,
\langle OutPad \sim IS6 \rangle => P8140,
                                                                          InPadQ11 => P8128,
\langle OutPad \sim IS7 \rangle => P8141,
                                                                          InPadO12 => P8129,
\langle OutPad \sim IS8 \rangle = P8142,
                                                                          InPadQ13 => P8130,
                                                                          InPadQ14 => P8131,
\langle OutPad \sim IS9 \rangle => P8143
\langle OutPad \sim QSO \rangle => P8150,
                                                                          InPadQ15 => P8132,
```

$InPadQ2 \Rightarrow P8120$,	$URB \Rightarrow URB$,
$InPadQ3 \Rightarrow P8121$,	$\ln Pad \sim I0 = P8134$
InPadQ4 => P8122,	$\ln \text{Pad} \sim 10 = > P8144,$
InPadQ5 => P8166,	$\ln \text{Pad} = 110 = 10144,$
InPadQ6 => P8123,	$\ln \text{Pad} \sim \text{I12} = \text{P8146},$
	· · · · · · · · · · · · · · · · · · ·
InPadQ7 => P8124,	$\ln Pad \sim I13 = P8147$,
InPadQ8 => P8125,	\InPad~I14\ => P8148,
InPadQ9 => P8126,	$\ln Pad \sim I15 = P8149$,
$InPadQOV \Rightarrow P8133,$	$\ln Pad\sim I1 => P8135,$
$Inc0 \Rightarrow Inc0,$	$\ln Pad \sim I2 = P8136$,
$Inc1 \Rightarrow Inc1,$	$\ln Pad \sim I3 = P8137,$
$Inc2 \Rightarrow Inc2$	$\ln Pad \sim 14 = P8138,$
$Inc3 \Rightarrow Inc3$	$\ln Pad \sim 15 \implies P8139$,
$Inc4 \Rightarrow Inc4$,	$\ln Pad \sim I6 = > P8140,$
$ODVin \Rightarrow ODVin,$	$\ln Pad\sim I7 => P8141,$
ODVout => ODVout,	$\ln Pad \sim I8 = P8142,$
Oper => Oper,	$\ln Pad\sim I9 => P8143,$
$OutPadIS0 \Rightarrow P8201,$	$\ln Pad \sim Q0 = P8150,$
OutPadIS1 => P8202,	$\ln Pad \sim Q10 = P8160,$
$OutPadIS10 \Rightarrow P8211,$	$\ln Pad \sim Q11 = P8161,$
$OutPadIS11 \Rightarrow P8212,$	$\ln Pad \sim Q12 => P8162,$
OutPadIS12 => P8213,	$\ln Pad \sim Q13 = P8163,$
$OutPadIS13 \Rightarrow P8214,$	$\ln Pad \sim Q14 \implies P8164,$
OutPadIS14 \Rightarrow P8215,	$\ln Pad \sim Q15 \implies P8165,$
OutPadIS15 => P8216,	$\ln Pad \sim Q1 = P8151$,
OutPadIS2 \Rightarrow P8203,	$\ln Pad \sim Q2 = P8152$,
OutPadIS3 => P8204,	$\ln Pad \sim Q3 = P8153$,
OutPadIS4 \Rightarrow P8205,	$\ln Pad \sim Q4 = P8154$
OutPadIS5 \Rightarrow P8206,	$\ln Pad \sim Q5 = P8155$,
OutPadIS6 => P8207,	$\ln Pad \sim Q6 = P8156$
OutPadIS7 => P8208,	$\ln Pad \sim Q7 = P8157$,
OutPadIS8 => P8209,	$\ln Pad \sim Q8 = P8158$,
OutPadIS9 \Rightarrow P8210,	$\ln Pad \sim Q9 = P8159$
OutPadISOV => P8217,	$\langle OutPad \sim ISO \rangle => P8234,$
$OutPadQS0 \Rightarrow P8218,$	$\langle OutPad \sim IS10 \rangle => P8244,$
OutPadQS1 => P8219,	$\langle OutPad \sim IS11 \rangle = P8245,$
OutPadQS10 => P8227,	$\langle OutPad \sim IS12 \rangle => P8246,$
OutPadQS11 => P8228,	$\langle OutPad \sim IS12 \rangle = P8247,$
OutPadQS12 => P8229,	$\langle OutPad \sim IS14 \rangle = P8248,$
OutPadQS13 => P8230,	$\langle \text{OutPad} \sim \text{IS15} \rangle => \text{P8249},$
OutPadQS14 => P8231,	$\langle OutPad \sim IS1 \rangle = P8235,$
OutPadQS15 => P8232,	$\langle OutPad \sim IS1 \rangle => P8236,$
OutPadQS2 => P8220,	$\langle \text{OutPad} \rangle = \text{P8237},$
OutPadQS3 => P8221,	$\langle \text{OutPad} \rangle = \text{P8238},$
OutPadQS4 => P8222,	$\langle \text{OutPad} \sim \text{IS5} \rangle = \text{P8239},$
OutPadQS5 => P8266,	$\langle \text{OutPad} \rangle = \text{P8240},$
OutPadQS6 => P8223,	$\langle \text{OutPad} \rangle \text{ISO} \rangle = 18240,$ $\langle \text{OutPad} \rangle \text{ISO} \rangle = 28241,$
OutradQS0 => 1 8223, OutPadQS7 => P8224,	$\langle \text{OutPad} \sim \text{IS} \rangle / = > \text{P8241},$ $\langle \text{OutPad} \sim \text{IS8} \rangle = > \text{P8242},$
OutPadQS8 => P8225,	$\langle \text{OutPad} \text{S8} \rangle = \text{P8242},$ $\langle \text{OutPad} \text{S9} \rangle = \text{P8243},$
,	
OutPadQS9 => P8226, OutPadQSOV => P8233,	$\langle OutPad \sim QSO \rangle => P8250,$ $\langle OutPad \sim QS10 \rangle => P8260,$
PSV => PSV, PBinSalaat0 => PR 82 inSalaat0	\OutPad~QS11\ => P8261,
RBinSelect0 => RB_82_inSelect0, PRinSelect1 => PR_82_inSelect1	\OutPad~QS12\ => P8262,
RBinSelect1 => RB_82_inSelect1, RBinSelect2 => RB_82_inSelect2	$\langle \text{OutPad} \sim \text{QS13} \rangle => \text{P8263},$
RBinSelect2 => RB_82_inSelect2,	$\langle \text{OutPad} \sim \text{QS14} \rangle = \rangle \text{P8264},$
$UNP \Rightarrow UNP,$	$\langle OutPad \sim QS15 \rangle => P8265,$

```
\langle OutPad \sim QS1 \rangle = P8251,
                                                                                    InPadQ8 \Rightarrow P8225,
               \langle OutPad \sim OS2 \rangle => P8252
                                                                                    InPadO9 \Rightarrow P8226
               \langle OutPad \rangle QS3 \rangle => P8253
                                                                                    InPadQOV \Rightarrow P8233,
               \langle OutPad \rangle QS4 \rangle => P8254
                                                                                    Inc0 \Rightarrow Inc0,
               \langle OutPad \sim OS5 \rangle => P8255
                                                                                    Inc1 \Rightarrow Inc1
               \langle OutPad \rangle QS6 \rangle => P8256
                                                                                    Inc2 \Rightarrow Inc2,
               \langle OutPad \sim QS7 \rangle => P8257,
                                                                                    Inc3 => Inc3,
               \langle OutPad \sim OS8 \rangle => P8258
                                                                                    Inc4 => Inc4
                                                                                    ODVin => ODVin,
               \langle OutPad \sim QS9 \rangle => P8259
                                                                                    ODVout => ODVout,
                                                                                    Oper => Oper,
          \HB RangeBinModulator 32 3\
                                                                                    OutPadIS0 \Rightarrow P8301,
DTM 8RBPs
                                                                                    OutPadIS1 \Rightarrow P8302,
           port map(
                                                                                    OutPadIS10 \Rightarrow P8311.
               CLK \Rightarrow CLK
                                                                                    OutPadIS11 \Rightarrow P8312,
               DRFM0 \Rightarrow DRFM0,
                                                                                    OutPadIS12 \Rightarrow P8313,
               DRFM1 \Rightarrow DRFM1,
                                                                                    OutPadIS13 \Rightarrow P8314.
               DRFM2 \Rightarrow DRFM2,
                                                                                    OutPadIS14 \Rightarrow P8315,
               DRFM3 \Rightarrow DRFM3,
                                                                                    OutPadIS15 => P8316,
               DRFM4 \Rightarrow DRFM4,
                                                                                    OutPadIS2 \Rightarrow P8303,
               ENABLE \Rightarrow ENABLE 3,
                                                                                    OutPadIS3 \Rightarrow P8304,
               Gain0 \Rightarrow Gain0,
                                                                                    OutPadIS4 \Rightarrow P8305,
               Gain1 => Gain1,
                                                                                    OutPadIS5 \Rightarrow P8306,
               Gain2 \Rightarrow Gain2,
                                                                                    OutPadIS6 \Rightarrow P8307,
               Gain3 \Rightarrow Gain3,
                                                                                    OutPadIS7 \Rightarrow P8308.
                                                                                    OutPadIS8 \Rightarrow P8309,
               InPadI0 \Rightarrow P8201,
               InPadI1 \Rightarrow P8202,
                                                                                    OutPadIS9 \Rightarrow P8310,
                                                                                    OutPadISOV => P8317,
               InPadI10 => P8211,
                                                                                    OutPadQS0 \Rightarrow P8318,
               InPadI11 => P8212,
               InPadI12 => P8213,
                                                                                    OutPadQS1 \Rightarrow P8319,
                                                                                    OutPadQS10 \Rightarrow P8327,
               InPadI13 => P8214,
               InPadI14 => P8215,
                                                                                    OutPadQS11 \Rightarrow P8328,
               InPadI15 => P8216,
                                                                                    OutPadQS12 \Rightarrow P8329,
               InPadI2 \Rightarrow P8203,
                                                                                    OutPadQS13 \Rightarrow P8330,
                                                                                    OutPadQS14 \Rightarrow P8331,
               InPadI3 => P8204,
               InPadI4 => P8205.
                                                                                    OutPadOS15 => P8332.
               InPadI5 \Rightarrow P8206,
                                                                                    OutPadQS2 \Rightarrow P8320,
                                                                                    OutPadQS3 \Rightarrow P8321,
               InPadI6 \Rightarrow P8207,
                                                                                    OutPadQS4 => P8322,
               InPadI7 \Rightarrow P8208,
                                                                                    OutPadQS5 \Rightarrow P8366,
               InPadI8 \Rightarrow P8209,
                                                                                    OutPadQS6 \Rightarrow P8323,
               InPadI9 => P8210,
               InPadIOV => P8217,
                                                                                    OutPadQS7 \Rightarrow P8324,
                                                                                    OutPadQS8 => P8325,
               InPadQ0 \Rightarrow P8218,
                                                                                    OutPadQS9 \Rightarrow P8326,
               InPadQ1 => P8219,
               InPadQ10 => P8227,
                                                                                    OutPadQSOV => P8333,
               InPadQ11 => P8228,
                                                                                    PSV \Rightarrow PSV,
               InPadO12 => P8229.
                                                                                    RBinSelect0 => RB 83 inSelect0.
               InPadQ13 => P8230,
                                                                                    RBinSelect1 => RB 83 inSelect1,
                                                                                    RBinSelect2 => RB 83 inSelect2,
               InPadQ14 => P8231,
               InPadO15 => P8232,
                                                                                    UNP => UNP,
               InPadQ2 \Rightarrow P8220,
                                                                                    URB \Rightarrow URB,
               InPadQ3 \Rightarrow P8221,
                                                                                    \ln Pad\sim I0 => P8234,
               InPadO4 \Rightarrow P8222,
                                                                                    \ln Pad \sim I10 = P8244
               InPadQ5 \Rightarrow P8266,
                                                                                    \ln Pad\sim I11 => P8245,
               InPadQ6 \Rightarrow P8223,
                                                                                    \ln Pad \sim I12 = P8246,
               InPadQ7 \Rightarrow P8224,
                                                                                    \ln Pad \sim I13 = P8247
```

```
\ln Pad\sim I14 \implies P8248,
                                                                         \langle OutPad \sim QS7 \rangle => P8357,
\ln Pad\sim I15 \implies P8249
                                                                         \langle OutPad \sim OS8 \rangle => P8358
\ln Pad\sim I1 => P8235,
                                                                         \langle OutPad \sim QS9 \rangle => P8359
\ln Pad\sim I2 = P8236
                                                                     );
\ln Pad\sim I3 = P8237.
\ln Pad\sim I4 \implies P8238
                                                                    \HB RangeBinModulator 32 4\
\ln Pad \sim I5 = P8239
                                                        DTM 8RBPs
\ln Pad\sim I6 => P8240
                                                                     port map(
\ln Pad \sim I7 \implies P8241,
                                                                         CLK \Rightarrow CLK,
\ln Pad\sim I8 = P8242,
                                                                         DRFM0 \Rightarrow DRFM0,
\ln Pad\sim I9 = P8243
                                                                         DRFM1 \Rightarrow DRFM1,
\ln Pad \sim Q0 = P8250
                                                                         DRFM2 \Rightarrow DRFM2
\ln Pad \sim Q10 = P8260
                                                                         DRFM3 \Rightarrow DRFM3,
\ln Pad \sim O11 = P8261
                                                                         DRFM4 \Rightarrow DRFM4,
\ln Pad \sim Q12 \implies P8262
                                                                         ENABLE => ENABLE 4,
\ln Pad \sim Q13 = P8263
                                                                         Gain0 \Rightarrow Gain0,
\ln Pad \sim Q14 \implies P8264
                                                                         Gain1 \Rightarrow Gain1,
\ln Pad \sim Q15 = P8265
                                                                         Gain2 \Rightarrow Gain2,
\ln Pad \sim Q1 = P8251,
                                                                         Gain3 => Gain3,
\ln Pad \sim Q2 = P8252
                                                                         InPadI0 \Rightarrow P8301,
\ln Pad \sim Q3 = P8253
                                                                         InPadI1 => P8302,
\ln Pad \sim Q4 \implies P8254
                                                                         InPadI10 => P8311,
\ln Pad \sim Q5 = P8255,
                                                                         InPadI11 => P8312,
\ln Pad \sim Q6 = P8256
                                                                         InPadI12 => P8313,
\ln Pad \sim Q7 \implies P8257
                                                                         InPadI13 => P8314.
\ln Pad \sim Q8 = P8258
                                                                         InPadI14 => P8315,
\ln Pad\sim Q9 = P8259
                                                                         InPadI15 => P8316,
\langle OutPad \sim ISO \rangle => P8334
                                                                         InPadI2 => P8303,
\langle OutPad \sim IS10 \rangle => P8344
                                                                         InPadI3 => P8304,
\langle OutPad \sim IS11 \rangle = P8345
                                                                         InPadI4 \Rightarrow P8305,
\langle OutPad \sim IS12 \rangle = P8346,
                                                                         InPadI5 \Rightarrow P8306,
\langle OutPad \sim IS13 \rangle = P8347,
                                                                         InPadI6 => P8307,
\langle OutPad \sim IS14 \rangle = P8348
                                                                         InPadI7 => P8308,
\langle OutPad \sim IS15 \rangle => P8349,
                                                                         InPadI8 \Rightarrow P8309,
\langle OutPad \sim IS1 \rangle => P8335,
                                                                         InPadI9 => P8310,
\langle OutPad \sim IS2 \rangle => P8336.
                                                                         InPadIOV \Rightarrow P8317.
\operatorname{OutPad} \operatorname{IS3} = P8337,
                                                                         InPadQ0 => P8318,
\langle OutPad \sim IS4 \rangle => P8338
                                                                         InPadQ1 => P8319,
                                                                         InPadQ10 => P8327,
\langle OutPad \sim IS5 \rangle => P8339.
\langle OutPad \sim IS6 \rangle => P8340,
                                                                         InPadQ11 => P8328,
\langle OutPad \sim IS7 \rangle => P8341,
                                                                         InPadQ12 => P8329,
                                                                         InPadQ13 => P8330,
\langle OutPad \sim IS8 \rangle => P8342
\langle OutPad \sim IS9 \rangle => P8343,
                                                                         InPadQ14 => P8331,
\langle OutPad \sim QSO \rangle => P8350,
                                                                         InPadQ15 => P8332,
\langle OutPad \sim QS10 \rangle = P8360,
                                                                         InPadQ2 \Rightarrow P8320,
\langle OutPad \sim QS11 \rangle = P8361
                                                                         InPadQ3 => P8321,
\langle OutPad \sim OS12 \rangle => P8362
                                                                         InPadO4 => P8322,
\langle OutPad \sim QS13 \rangle = P8363
                                                                         InPadO5 \Rightarrow P8366,
\langle OutPad \sim QS14 \rangle = > P8364
                                                                         InPadQ6 => P8323,
\langle OutPad \sim OS15 \rangle => P8365
                                                                         InPadO7 => P8324,
\langle OutPad \sim QS1 \rangle = P8351,
                                                                         InPadQ8 \Rightarrow P8325,
\langle OutPad \sim QS2 \rangle => P8352,
                                                                         InPadQ9 \Rightarrow P8326
\langle OutPad \sim OS3 \rangle => P8353
                                                                         InPadOOV => P8333,
\langle OutPad \sim QS4 \rangle => P8354,
                                                                         Inc0 \Rightarrow Inc0,
\langle OutPad \langle QS5 \rangle = P8355,
                                                                         Inc1 \Rightarrow Inc1,
\langle OutPad \sim QS6 \rangle => P8356,
                                                                         Inc2 => Inc2,
```

```
Inc3 => Inc3,
                                                                            \ln Pad \sim I5 = P8339,
Inc4 \Rightarrow Inc4
                                                                            \ln Pad\sim I6 = P8340
ODVin => ODVin.
                                                                            \ln Pad\sim I7 => P8341.
                                                                            \ln Pad\sim I8 = P8342
ODVout => ODVout,
Oper \Rightarrow Oper,
                                                                            \ln Pad\sim I9 = P8343
OutPadIS0 => OutPadIS0,
                                                                            \ln Pad \sim Q0 = P8350
OutPadIS1 => OutPadIS1,
                                                                            \ln Pad \sim Q10 = P8360
OutPadIS10 => OutPadIS10,
                                                                            \ln Pad \sim O11 = P8361
OutPadIS11 => OutPadIS11,
                                                                            \ln Pad \sim Q12 = P8362
                                                                            \ln Pad \sim Q13 = P8363,
OutPadIS12 => OutPadIS12,
                                                                            \ln Pad \sim O14 \implies P8364
OutPadIS13 => OutPadIS13,
                                                                            \ln Pad \sim Q15 = P8365
OutPadIS14 => OutPadIS14,
                                                                            \ln Pad \sim Q1 = P8351,
OutPadIS15 => OutPadIS15,
                                                                            \ln Pad \sim O2 = P8352
OutPadIS2 => OutPadIS2,
OutPadIS3 => OutPadIS3,
                                                                            \ln Pad \sim Q3 = P8353
OutPadIS4 => OutPadIS4,
                                                                            \ln Pad \sim Q4 = P8354
OutPadIS5 => OutPadIS5.
                                                                            \ln Pad \sim O5 = P8355.
OutPadIS6 => OutPadIS6,
                                                                            \ln Pad \sim Q6 = P8356
OutPadIS7 => OutPadIS7,
                                                                            \ln Pad \sim Q7 = P8357
OutPadIS8 => OutPadIS8,
                                                                            \ln Pad \sim Q8 = P8358
OutPadIS9 => OutPadIS9,
                                                                            \ln Pad \sim Q9 = P8359
OutPadISOV => OutPadISOV,
                                                                            \langle OutPad \sim ISO \rangle => \langle OutPad \sim ISO \rangle
OutPadQS0 \Rightarrow OutPadQS0,
                                                                            \langle OutPad \sim IS10 \rangle => \langle OutPad \sim IS10 \rangle
OutPadQS1 => OutPadQS1,
                                                                            \langle OutPad \sim IS11 \rangle = \langle OutPad \sim IS11 \rangle
OutPadQS10 => OutPadQS10,
                                                                            \langle OutPad \sim IS12 \rangle => \langle OutPad \sim IS12 \rangle
OutPadQS11 => OutPadQS11,
                                                                            \langle OutPad \sim IS13 \rangle => \langle OutPad \sim IS13 \rangle
OutPadQS12 => OutPadQS12,
                                                                            \langle OutPad \sim IS14 \rangle = \langle OutPad \sim IS14 \rangle
                                                                            \langle OutPad \sim IS15 \rangle => \langle OutPad \sim IS15 \rangle
OutPadQS13 => OutPadQS13,
OutPadQS14 => OutPadQS14,
                                                                            \langle OutPad \sim IS1 \rangle = \langle OutPad \sim IS1 \rangle
OutPadQS15 => OutPadQS15,
                                                                            \langle OutPad \sim IS2 \rangle => \langle OutPad \sim IS2 \rangle
OutPadQS2 => OutPadQS2,
                                                                            \langle OutPad \sim IS3 \rangle => \langle OutPad \sim IS3 \rangle
OutPadQS3 => OutPadQS3,
                                                                            \langle OutPad \sim IS4 \rangle = \langle OutPad \sim IS4 \rangle
OutPadQS4 => OutPadQS4,
                                                                            \langle OutPad \sim IS5 \rangle => \langle OutPad \sim IS5 \rangle
OutPadQS5 => OutPadQS5,
                                                                            \langle OutPad \sim IS6 \rangle => \langle OutPad \sim IS6 \rangle
OutPadQS6 => OutPadQS6,
                                                                            \langle OutPad \sim IS7 \rangle => \langle OutPad \sim IS7 \rangle
OutPadOS7 => OutPadOS7.
                                                                            \operatorname{OutPad}_{IS8} => \operatorname{OutPad}_{IS8}.
OutPadQS8 => OutPadQS8,
                                                                            \langle OutPad \sim IS9 \rangle => \langle OutPad \sim IS9 \rangle
OutPadQS9 => OutPadQS9,
                                                                            \langle OutPad \rangle = \langle OutPad \rangle
OutPadQSOV => OutPadQSOV,
                                                                            \langle OutPad \sim OS10 \rangle = \langle OutPad \sim OS10 \rangle.
PSV \Rightarrow PSV,
                                                                            \operatorname{OutPad}\operatorname{QS11}=>\operatorname{OutPad}\operatorname{QS11},
RBinSelect0 => RB 84 inSelect0,
                                                                            \langle OutPad \sim QS12 \rangle = \langle OutPad \sim QS12 \rangle
                                                                            \operatorname{OutPad}\operatorname{QS13}=>\operatorname{OutPad}\operatorname{QS13},
RBinSelect1 => RB_84_inSelect1,
                                                                            \OutPad\sim QS14 => \OutPad\sim QS14,
RBinSelect2 => RB 84 inSelect2,
UNP \Rightarrow UNP,
                                                                            \langle OutPad \sim QS15 \rangle = \langle OutPad \sim QS15 \rangle
                                                                            \langle OutPad \langle QS1 \rangle => \langle OutPad \langle QS1 \rangle
URB \Rightarrow URB,
                                                                            \langle OutPad \langle QS2 \rangle => \langle OutPad \langle QS2 \rangle
\ln Pad\sim I0 = P8334
\ln Pad\sim I10 = P8344
                                                                            \langle OutPad \rangle = \langle OutPad \rangle .
\ln Pad\sim I111 \Rightarrow P8345
                                                                            \langle OutPad \rangle = \langle OutPad \rangle 
                                                                            \langle OutPad \rangle = \langle OutPad \rangle
\ln Pad\sim I12 => P8346
\ln Pad\sim I13 = P8347
                                                                            \langle OutPad \rangle OS6 \rangle => \langle OutPad \rangle OS6 \rangle
\ln Pad\sim I14 \implies P8348,
                                                                            \langle OutPad \langle QS7 \rangle => \langle OutPad \langle QS7 \rangle
\ln Pad\sim I15 \implies P8349,
                                                                            \langle OutPad \rangle = \langle OutPad \rangle 
\ln Pad\sim I1 = P8335,
                                                                            \langle OutPad \sim OS9 \rangle => \langle OutPad \sim OS9 \rangle
\ln Pad\sim I2 => P8336,
                                                                       );
\ln Pad\sim I3 = P8337,
\ln Pad\sim I4 \implies P8338,
                                                                      end structural;
```

B. TEST BENCH FOR THE 32 RANGE BIN MODULATOR

	InPadI0 : in std_logic;
	InPadI1 : in std_logic;
Title : Test Bench for hb_32rbps	InPadI2 : in std_logic;
Design : HB_32_RB_2	InPadI3 : in std_logic;
Author : Hakan Bergon	InPadI4 : in std_logic;
Company : NPS	InPadI5 : in std_logic;
	InPadI6 : in std_logic;
	InPadI7 : in std logic;
	InPadI8 : in std_logic;
File :	InPadI9 : in std_logic;
\$DSN\src\TestBench\hb 32rbps TB.vhd	InPadI10 : in std_logic;
Generated : $\frac{7}{29}, \frac{200}{200}, 9:02$ AM	InPadI11 : in std_logic;
From : \$DSN\src\hb 32rbps.vhd	InPadI12 : in std logic;
By : Active-HDL Built-in Test	InPadI13 : in std logic;
Bench Generator ver. 1.2s	InPadI14 : in std logic;
	InPadI15 : in std logic;
Description : Automatically	InPadIOV : in std logic;
generated Test Bench for hb 32rbps tb	InPadQ0 : in std_logic;
	InPadQ1: in std logic;
	InPadQ2: in std logic;
library ieee;	InPadQ3: in std logic;
use ieee.std logic 1164.all;	InPadQ4 : in std logic;
,	InPadQ5 : in std logic;
Add your library and	InPadQ6: in std_logic;
packages declaration here	InPadQ7: in std_logic;
puchages declaration here	InPadQ8 : in std_logic;
entity hb 32rbps tb is	InPadQ9 : in std_logic;
end hb 32rbps tb;	InPadQ10: in std_logic;
end no_5210ps_to,	InPadQ11: in std_logic;
architecture TB ARCHITECTURE of	InPadQ12: in std_logic;
hb 32rbps tb is	InPadQ13: in std_logic;
Component declaration of	InPadQ14 : in std_logic;
the tested unit	InPadQ15: in std_logic;
component hb_32rbps	InPadQOV : in std_logic;
port(\InPad~I0\: in std_logic;
CLK : in std logic;	\InPad~I1\: in std_logic;
DRFM0 : in std_logic;	\InPad~I2\: in std_logic;
DRFM1 : in std_logic;	\InPad~I3\: in std_logic;
DRFM2 : in std_logic;	\InPad~I4\: in std_logic;
DRFM3 : in std_logic;	\InPad~I5\: in std_logic;
DRFM4 : in std_logic;	\InPad~I6\: in std_logic;
ENABLE_1 : in std_logic;	\InPad~I7\: in std_logic;
ENABLE 2 : in std_logic;	\InPad~I8\: in std_logic;
ENABLE 3 : in std_logic;	\InPad~19\:\ \in\ \std_\logic;
ENABLE_3 : in std_logic; ENABLE_4 : in std_logic;	\InPad~I10\: in std_logic;
	\InPad~II1\: in std_logic;
Gain0 : in std_logic; Gain1 : in std_logic;	\InPad~III\. in std_logic, \InPad~I12\: in std_logic;
= 0 /	\InPad~112\: in std_logic; \InPad~I13\: in std_logic;
Gain2: in std_logic;	
Gain3: in std_logic;	\InPad~I14\: in std_logic;
Inc0: in std_logic;	\InPad~I15\: in std_logic;
Incl: in std_logic;	\InPad~Q0\: in std_logic;
Inc2: in std_logic;	\InPad~Q1\: in std_logic;
Inc3: in std_logic;	\InPad~Q2\: in std_logic;
Inc4 : in std_logic;	\InPad~Q3\: in std_logic;

```
\ln \text{Pad} \sim \text{Q4}: in std logic;
                                                         \OutPad~IS7\: out std logic;
\InPad~O5\: in std logic;
                                                         \OutPad~IS8\: out std logic;
\InPad~Q6\: in std logic;
                                                         \OutPad~IS9\: out std logic;
\ln \text{Pad} \sim \text{Q7}: in std logic;
                                                         \OutPad~IS10\: out std logic;
                                                         \OutPad~IS11\: out std logic;
\ln \text{Pad} \sim \text{O8}: in std logic:
\ln \text{Pad} \sim \text{Q9}: in std logic;
                                                         \OutPad~IS12\: out std logic;
\InPad~Q10\: in std logic;
                                                         \OutPad~IS13\: out std logic;
\InPad~O11\: in std logic;
                                                         \OutPad~IS14\: out std logic;
\InPad~Q12\: in std logic;
                                                         \OutPad~IS15\: out std logic;
                                                         \OutPad~QS0\: out std logic;
\InPad~Q13\: in std logic;
\InPad~Q14\: in std logic;
                                                         \OutPad~QS1\: out std logic;
\InPad~Q15\: in std logic;
                                                         \OutPad~QS2\: out std logic;
ODVin: in std logic;
                                                         \OutPad~QS3\: out std logic;
ODVout: out std logic;
                                                         \OutPad~OS4\: out std logic;
Oper: in std logic;
                                                         \OutPad~QS5\: out std logic;
OutPadIS0: out std logic;
                                                         \OutPad~QS6\: out std logic;
OutPadIS1: out std logic;
                                                         \OutPad~QS7\: out std logic;
OutPadIS2 : out std logic;
                                                         \OutPad~QS8\: out std logic;
OutPadIS3: out std logic;
                                                         \OutPad~QS9\: out std logic;
OutPadIS4: out std logic;
                                                         \OutPad~QS10\: out std logic;
OutPadIS5 : out std logic;
                                                         \OutPad~QS11\: out std logic;
OutPadIS6: out std logic;
                                                         \OutPad~QS12\: out std logic;
OutPadIS7: out std logic;
                                                         \OutPad~QS13\: out std logic;
OutPadIS8 : out std logic;
                                                         \OutPad~QS14\: out std logic;
OutPadIS9: out std logic:
                                                         \OutPad~OS15\: out std logic:
OutPadIS10: out std logic;
                                                         PSV: in std logic;
OutPadIS11: out std logic;
                                                         RB 81 inSelect0: in std logic;
OutPadIS12 : out std logic;
                                                         RB 81 inSelect1: in std logic;
OutPadIS13: out std logic;
                                                         RB 81 inSelect2: in std logic;
OutPadIS14: out std logic;
                                                         RB 82 inSelect0: in std logic;
OutPadIS15: out std logic;
                                                         RB 82 inSelect1: in std logic;
OutPadISOV: out std_logic;
                                                         RB 82 inSelect2: in std logic;
OutPadQS0: out std logic;
                                                         RB 83 inSelect0: in std logic;
OutPadQS1: out std logic;
                                                         RB 83 inSelect1: in std logic;
OutPadOS2: out std logic;
                                                         RB 83 inSelect2: in std logic;
OutPadOS3 : out std logic:
                                                         RB 84 inSelect0: in std logic:
OutPadQS4: out std logic;
                                                         RB 84 inSelect1: in std logic;
                                                         RB 84 inSelect2: in std logic;
OutPadQS5: out std logic;
                                                         UNP: in std logic;
OutPadOS6: out std logic:
OutPadQS7: out std logic;
                                                         URB: in std logic);
OutPadQS8: out std logic;
                                                         end component;
OutPadQS9: out std logic;
OutPadQS10: out std logic;
                                                -- Stimulus signals - signals mapped to
OutPadQS11: out std logic;
                                       the input and input ports of tested entity
OutPadQS12: out std logic;
                                                         signal CLK: std logic;
OutPadQS13: out std logic;
                                                         signal DRFM0 : std logic;
OutPadOS14: out std logic;
                                                         signal DRFM1 : std logic;
OutPadQS15: out std logic;
                                                         signal DRFM2 : std logic;
OutPadQSOV: out std logic;
                                                         signal DRFM3 : std logic;
\OutPad~IS0\: out std logic;
                                                         signal DRFM4 : std logic;
\OutPad~IS1\: out std logic;
                                                         signal ENABLE 1: std logic;
\OutPad~IS2\: out std logic;
                                                         signal ENABLE 2: std logic;
\OutPad~IS3\: out std logic;
                                                         signal ENABLE_3 : std_logic;
\OutPad~IS4\: out std_logic;
                                                         signal ENABLE_4 : std_logic;
\OutPad~IS5\: out std logic;
                                                         signal Gain0 : std logic;
OutPad~IS6\: out std logic;
                                                         signal Gain1: std logic;
```

```
signal Gain2 : std logic;
                                                          signal \InPad~I15\: std logic;
signal Gain3: std logic;
                                                          signal \InPad~O0\: std logic;
signal Inc0: std logic;
                                                          signal \InPad~Q1\: std logic;
signal Inc1: std logic;
                                                          signal \InPad~Q2\: std logic;
signal Inc2 : std logic;
                                                          signal \InPad~O3\: std logic;
signal Inc3: std logic;
                                                          signal \InPad~Q4\: std logic;
signal Inc4: std logic;
                                                          signal \InPad~Q5\: std logic;
signal InPadI0: std logic;
                                                          signal \InPad~O6\: std logic;
signal InPadI1: std logic;
                                                          signal \InPad~Q7\: std logic;
signal InPadI2: std logic;
                                                          signal \InPad~Q8\: std logic;
signal InPadI3: std logic;
                                                          signal \InPad~Q9\: std logic;
signal InPadI4: std logic;
                                                          signal \InPad~Q10\: std logic;
signal InPadI5: std logic;
                                                          signal \InPad~Q11\: std logic;
signal InPadI6: std logic;
                                                          signal \InPad~O12\: std logic:
signal InPadI7: std logic;
                                                          signal \InPad~Q13\: std logic;
signal InPadI8: std logic;
                                                          signal \InPad~Q14\: std logic;
signal InPadI9: std logic;
                                                          signal \InPad~Q15\: std logic;
signal InPadI10 : std logic;
                                                          signal ODVin : std logic;
signal InPadI11: std logic;
                                                          signal Oper: std logic;
signal InPadI12 : std_logic;
                                                          signal PSV : std_logic;
signal InPadI13: std logic;
                                                 signalRB 81 inSelect0: std logic;
signal InPadI14: std logic;
                                                 signal RB 81 inSelect1 : std logic;
signal InPadI15 : std logic;
                                                 signal RB 81 inSelect2 : std logic;
signal InPadIOV: std logic;
                                                 signal RB 82 inSelect0: std logic;
signal InPadQ0: std logic;
                                                 signal RB 82 inSelect1 : std logic;
signal InPadQ1: std logic;
                                                 signal RB 82 inSelect2 : std logic;
signal InPadQ2: std logic;
                                                 signal RB 83 inSelect0: std logic;
signal InPadQ3: std logic;
                                                 signal RB 83 inSelect1 : std logic;
signal InPadQ4: std logic;
                                                 signal RB 83 inSelect2 : std logic;
signal InPadQ5: std logic;
                                                 signal RB 84 inSelect0 : std logic;
signal InPadQ6: std logic;
                                                 signal RB 84 inSelect1 : std logic;
signal InPadQ7: std logic;
                                                 signal RB 84 inSelect2 : std logic;
signal InPadQ8: std logic;
                                                 signal UNP : std logic;
signal InPadQ9: std logic;
                                                 signal URB : std logic;
signal InPadO10: std logic;
                                                          -- Observed signals - signals
signal InPadO11: std logic:
                                        mapped to the output ports of tested entity
signal InPadQ12: std logic;
                                                          signal ODVout : std logic;
signal InPadQ13: std logic;
                                                          signal OutPadIS0 : std logic;
signal InPadQ14: std logic;
                                                          signal OutPadIS1 : std logic;
signal InPadQ15: std logic;
                                                          signal OutPadIS2 : std logic;
signal InPadQOV: std logic;
                                                          signal OutPadIS3 : std logic;
signal \InPad~I0\: std logic;
                                                          signal OutPadIS4 : std logic;
signal \InPad~I1\: std logic;
                                                          signal OutPadIS5 : std logic;
                                                          signal OutPadIS6 : std logic;
signal \InPad~I2\: std logic;
signal \InPad~I3\: std logic;
                                                          signal OutPadIS7: std logic;
signal \InPad~I4\: std logic;
                                                          signal OutPadIS8 : std logic;
signal \InPad~I5\: std logic;
                                                          signal OutPadIS9: std logic;
signal \InPad~I6\: std logic;
                                                          signal OutPadIS10 : std logic;
signal \InPad~I7\: std logic;
                                                          signal OutPadIS11: std logic;
signal \InPad~I8\: std logic;
                                                          signal OutPadIS12 : std logic;
signal \InPad~I9\: std logic;
                                                          signal OutPadIS13 : std logic;
                                                          signal OutPadIS14: std logic;
signal \InPad~I10\: std logic;
signal \InPad~I11\: std logic;
                                                          signal OutPadIS15: std logic;
signal \InPad~I12\ : std_logic;
                                                 signal OutPadISOV: std_logic;
signal \InPad~I13\: std logic;
                                                          signal OutPadQS0 : std logic;
signal \InPad~I14\: std logic;
                                                          signal OutPadQS1 : std logic;
```

```
signal OutPadQS2 : std logic;
                                                                 UUT: hb 32rbps
                 signal OutPadOS3: std logic;
                                                                          port map (
                 signal OutPadQS4: std logic;
                                                                          CLK \Rightarrow CLK.
                 signal OutPadQS5 : std logic;
                                                                          DRFM0 \Rightarrow DRFM0,
                 signal OutPadOS6: std logic;
                                                                          DRFM1 \Rightarrow DRFM1,
                 signal OutPadQS7: std logic;
                                                                          DRFM2 \Rightarrow DRFM2
                 signal OutPadQS8 : std logic;
                                                                          DRFM3 \Rightarrow DRFM3,
                 signal OutPadQS9: std logic;
                                                                          DRFM4 \Rightarrow DRFM4
        signal OutPadQS10: std logic;
                                                                          ENABLE 1 \Rightarrow ENABLE 1,
        signal OutPadQS11: std logic;
                                                                          ENABLE 2 \Rightarrow ENABLE 2,
        signal OutPadQS12: std logic;
                                                                          ENABLE 3 \Rightarrow ENABLE 3,
        signal OutPadQS13: std logic;
                                                                          ENABLE 4 => ENABLE 4,
        signal OutPadQS14: std logic;
                                                                          Gain0 \Rightarrow Gain0,
        signal OutPadOS15: std logic;
                                                                          Gain1 => Gain1,
        signal OutPadQSOV : std logic;
                                                                          Gain2 \Rightarrow Gain2
        signal \OutPad~IS0\: std logic;
                                                                          Gain3 => Gain3,
        signal \OutPad~IS1\: std logic;
                                                                          Inc0 \Rightarrow Inc0
        signal \OutPad~IS2\: std logic;
                                                                          Inc1 => Inc1,
        signal \OutPad~IS3\: std logic;
                                                                          Inc2 => Inc2,
        signal \OutPad~IS4\ : std_logic;
                                                                          Inc3 => Inc3,
        signal \OutPad~IS5\: std logic;
                                                                          Inc4 => Inc4,
        signal \OutPad~IS6\: std logic;
                                                                          InPadI0 => InPadI0,
        signal \OutPad~IS7\: std logic;
                                                                          InPadI1 \Rightarrow InPadI1,
        signal \OutPad~IS8\: std logic;
                                                                          InPadI2 => InPadI2,
        signal \OutPad~IS9\: std logic;
                                                                          InPadI3 => InPadI3.
                                                                          InPadI4 => InPadI4,
        signal \OutPad~IS10\: std logic;
        signal \OutPad~IS11\: std logic;
                                                                          InPadI5 => InPadI5,
        signal \OutPad~IS12\: std logic;
                                                                          InPadI6 \Rightarrow InPadI6,
        signal \OutPad~IS13\: std logic;
                                                                          InPadI7 => InPadI7,
        signal \OutPad~IS14\: std logic;
                                                                          InPadI8 => InPadI8
        signal \OutPad~IS15\: std logic;
                                                                          InPadI9 => InPadI9
        signal \OutPad~QS0\: std logic;
                                                                          InPadI10 => InPadI10,
        signal \OutPad~QS1\: std logic;
                                                                          InPadI11 => InPadI11,
        signal \OutPad~QS2\: std logic;
                                                                          InPadI12 => InPadI12,
        signal \OutPad~QS3\: std logic;
                                                                          InPadI13 => InPadI13,
        signal \OutPad~OS4\: std logic:
                                                                          InPadI14 => InPadI14.
        signal \OutPad~QS5\: std logic;
                                                                          InPadI15 => InPadI15,
        signal \OutPad~QS6\ : std logic;
                                                                          InPadIOV => InPadIOV,
        signal \OutPad~QS7\: std logic;
                                                                          InPadQ0 => InPadQ0,
        signal \OutPad~QS8\: std logic;
                                                                          InPadQ1 => InPadQ1,
        signal \OutPad~QS9\: std logic;
                                                                          InPadQ2 => InPadQ2,
        signal \OutPad~QS10\: std logic;
                                                                          InPadO3 => InPadO3,
        signal \OutPad~QS11\: std logic;
                                                                          InPadQ4 => InPadQ4,
                                                                          InPadQ5 => InPadQ5,
        signal \OutPad~QS12\: std logic;
        signal \OutPad~QS13\: std logic;
                                                                          InPadQ6 => InPadQ6,
        signal \OutPad~QS14\: std logic;
                                                                          InPadQ7 => InPadQ7,
        signal \OutPad~OS15\: std logic;
                                                                          InPadO8 => InPadO8,
        --Signal is used to stop clock signal
                                                                          InPadO9 => InPadO9.
                                                                          InPadQ10 => InPadQ10,
generators
        signalEND SIM:BOOLEAN:=FALSE;
                                                                          InPadO11 \Rightarrow InPadO11,
                                                                          InPadQ12 \Rightarrow InPadQ12,
                 -- Add your code here ...
                                                                          InPadQ13 \Rightarrow InPadQ13,
                                                                          InPadO14 => InPadO14,
        begin
                                                                          InPadQ15 => InPadQ15,
                                                                          InPadQOV => InPadQOV,
                 -- Unit Under Test port map
                                                                          \ln Pad \sim I0 = \ln Pad \sim I0
```

```
\ln Pad\sim I1 => \ln Pad\sim I1 ,
                                                                             OutPadQS5 => OutPadQS5,
\ln Pad\sim I2 => \ln Pad\sim I2
                                                                             OutPadOS6 => OutPadOS6.
\ln Pad \sim I3 = \ln Pad \sim I3
                                                                             OutPadQS7 => OutPadQS7,
                                                                             OutPadQS8 => OutPadQS8,
\ln Pad\sim I4 => \ln Pad\sim I4
\ln Pad\sim I5 = \ln Pad\sim I5
                                                                             OutPadOS9 => OutPadOS9.
\ln Pad \sim I6 = \ln Pad \sim I6
                                                                             OutPadQS10 \Rightarrow OutPadQS10,
\ln Pad\sim I7 => \ln Pad\sim I7
                                                                             OutPadQS11 => OutPadQS11,
\ln Pad\sim I8 = \ln Pad\sim I8
                                                                             OutPadOS12 => OutPadOS12,
\ln Pad\sim I9 = \ln Pad\sim I9
                                                                             OutPadQS13 => OutPadQS13,
\ln Pad\sim I10 => \ln Pad\sim I10
                                                                             OutPadQS14 => OutPadQS14,
\ln Pad\sim I111 => \ln Pad\sim I111
                                                                             OutPadQS15 \Rightarrow OutPadQS15,
\ln Pad \sim I12 = \ln Pad \sim I12
                                                                 OutPadQSOV => OutPadQSOV,
\ln Pad\sim I13 = \ln Pad\sim I13
                                                                 \langle OutPad \sim ISO \rangle => \langle OutPad \sim ISO \rangle
\ln Pad\sim I14 => \ln Pad\sim I14
                                                                 \langle OutPad \sim IS1 \rangle = \langle OutPad \sim IS1 \rangle
\ln Pad\sim I15 => \ln Pad\sim I15
                                                                 \langle OutPad \sim IS2 \rangle = \langle OutPad \sim IS2 \rangle
\ln Pad \sim Q0 = \ln Pad \sim Q0
                                                                 \langle OutPad \sim IS3 \rangle => \langle OutPad \sim IS3 \rangle
\ln Pad \sim O1 => \ln Pad \sim O1
                                                                 \langle OutPad \sim IS4 \rangle = \langle OutPad \sim IS4 \rangle
\ln Pad \sim Q2 = \ln Pad \sim Q2
                                                                 \langle OutPad \sim IS5 \rangle => \langle OutPad \sim IS5 \rangle
\ln Pad \sim Q3 = \ln Pad \sim Q3
                                                                 \langle OutPad \sim IS6 \rangle => \langle OutPad \sim IS6 \rangle
\ln Pad \sim Q4 => \ln Pad \sim Q4,
                                                                 \langle OutPad \sim IS7 \rangle => \langle OutPad \sim IS7 \rangle
\ln Pad \sim Q5 = \ln Pad \sim Q5
                                                                 \langle OutPad \sim IS8 \rangle => \langle OutPad \sim IS8 \rangle
\ln Pad \sim Q6 = \ln Pad \sim Q6
                                                                 \langle OutPad \sim IS9 \rangle => \langle OutPad \sim IS9 \rangle
\ln Pad \sim Q7 = \ln Pad \sim Q7
                                                                 \langle OutPad \sim IS10 \rangle = \langle OutPad \sim IS10 \rangle
                                                                 \operatorname{OutPad}\operatorname{IS11} => \operatorname{OutPad}\operatorname{IS11}.
\ln Pad \sim Q8 = \ln Pad \sim Q8
\ln Pad \sim Q9 = \ln Pad \sim Q9
                                                                 \langle OutPad \sim IS12 \rangle = \langle OutPad \sim IS12 \rangle.
\ln Pad \sim Q10 => \ln Pad \sim Q10
                                                                 \operatorname{OutPad}\operatorname{IS13} => \operatorname{OutPad}\operatorname{IS13},
\ln Pad \sim Q11 => \ln Pad \sim Q11
                                                                 \langle OutPad \sim IS14 \rangle = \langle OutPad \sim IS14 \rangle
\ln Pad \sim Q12 => \ln Pad \sim Q12
                                                                 \langle OutPad \sim IS15 \rangle = \langle OutPad \sim IS15 \rangle
                                                                 \langle OutPad \langle QSO \rangle => \langle OutPad \langle QSO \rangle
\ln Pad \sim Q13 = \ln Pad \sim Q13
                                                                 \langle OutPad \langle QS1 \rangle => \langle OutPad \langle QS1 \rangle
\ln Pad \sim Q14 => \ln Pad \sim Q14
                                                                 \langle OutPad \langle QS2 \rangle => \langle OutPad \langle QS2 \rangle
\ln Pad \sim Q15 = \ln Pad \sim Q15,
ODVin => ODVin,
                                                                 \langle OutPad \rangle = \langle OutPad \rangle
ODVout => ODVout,
                                                                 \langle OutPad \rangle = \langle OutPad \rangle 
Oper \Rightarrow Oper,
                                                                 \langle OutPad \rangle = \langle OutPad \rangle
                                                                 \langle OutPad \langle OS6 \rangle => \langle OutPad \langle OS6 \rangle
OutPadIS0 => OutPadIS0,
OutPadIS1 => OutPadIS1.
                                                                 \langle OutPad \rangle = \langle OutPad \rangle
OutPadIS2 => OutPadIS2,
                                                                 \langle OutPad \langle QS8 \rangle => \langle OutPad \langle QS8 \rangle
                                                                 \langle OutPad \langle QS9 \rangle => \langle OutPad \langle QS9 \rangle
OutPadIS3 => OutPadIS3.
OutPadIS4 => OutPadIS4.
                                                                 \langle OutPad \sim OS10 \rangle => \langle OutPad \sim OS10 \rangle
OutPadIS5 => OutPadIS5,
                                                                 \langle OutPad \langle QS11 \rangle = \langle OutPad \langle QS11 \rangle
                                                                 \langle OutPad \langle QS12 \rangle = \langle OutPad \langle QS12 \rangle
OutPadIS6 => OutPadIS6,
                                                                 \operatorname{OutPad}\operatorname{QS13} => \operatorname{OutPad}\operatorname{QS13},
OutPadIS7 => OutPadIS7,
                                                                 \langle OutPad \sim QS14 \rangle = \langle OutPad \sim QS14 \rangle
OutPadIS8 => OutPadIS8,
                                                                 \langle OutPad \langle QS15 \rangle => \langle OutPad \langle QS15 \rangle
OutPadIS9 => OutPadIS9,
                                                                 PSV \Rightarrow PSV
OutPadIS10 => OutPadIS10,
OutPadIS11 => OutPadIS11,
                                                                 RB 81 inSelect0 => RB 81 inSelect0,
OutPadIS12 => OutPadIS12,
                                                                 RB 81 inSelect1 => RB 81 inSelect1,
OutPadIS13 => OutPadIS13,
                                                                 RB_81_inSelect2 => RB_81_inSelect2,
                                                                 RB 82 inSelect0 => RB 82 inSelect0,
OutPadIS14 => OutPadIS14,
OutPadIS15 => OutPadIS15.
                                                                 RB 82 inSelect1 => RB 82 inSelect1,
OutPadISOV => OutPadISOV,
                                                                 RB 82 inSelect2 => RB 82 inSelect2,
OutPadQS0 \Rightarrow OutPadQS0,
                                                                 RB 83 inSelect0 => RB 83 inSelect0,
OutPadOS1 => OutPadOS1,
                                                                 RB 83 inSelect1 => RB 83 inSelect1,
OutPadQS2 \Rightarrow OutPadQS2,
                                                                 RB_83_inSelect2 => RB_83_inSelect2,
OutPadQS3 => OutPadQS3,
                                                                 RB 84 inSelect0 => RB 84 inSelect0,
OutPadQS4 => OutPadQS4,
                                                                 RB 84 inSelect1 => RB 84 inSelect1,
```

```
RB 84 inSelect2 => RB 84 inSelect2,
                                                                                          InPadQ2 \le '0';
          UNP \Rightarrow UNP.
                                                                                          InPadO3 \le '0':
          URB => URB
                                                                                          InPadQ4 \le '0';
                                                                                          InPadQ5 \le '0';
          );
                                                                                          InPadO6 \le '0':
                                                                                          InPadO7 <= '0':
                     --Below VHDL code is an
                                                                                          InPadQ8 \le '0';
inserted .\compile\Pulse 1 first 10 samples.vhs
                     -- User can modify it ....
                                                                                          InPadO9 <= '0':
                                                                                          InPadQ10 \le '0';
          STIMULUS: process
                                                                                          InPadQ11 \le '0';
          begin -- of stimulus process
                                                                                          InPadQ12 \le '0';
          --wait for <time to next event>; --
                                                                                          InPadQ13 \le '0';
                                                                                          InPadQ14 \le '0';
<current time>
                                                                                          InPadO15 \le '0';
                     Gain0 <= '1';
                                                                                          InPadQOV \le '0';
                     Gain1 <= '1';
                     Gain2 \le '0';
                                                                                          \ln Pad\sim I0 \le '1';
                     Gain3 <= '1';
                                                                                          \ln Pad\sim I1 \le '1';
                     Inc0 \leq '0';
                                                                                          \ln Pad \sim I2 \le '1';
                     Inc1 \leq 10';
                                                                                          \ln Pad \sim I3 \le '1'
                     Inc2 \leq '0';
                                                                                          \ln Pad \sim I4 \le '1';
                     Inc3 \leq 10';
                                                                                          \ln Pad \sim I5 \le '1';
                     Inc4 \leq 10';
                                                                                          \ln Pad \sim I6 \le '1';
                     DRFM0 \le '0';
                                                                                          \ln Pad \sim I7 \le '1';
                     DRFM1 \le '0';
                                                                                          \ln Pad \sim I8 \le '1';
                     DRFM2 <= '0';
                                                                                          \ln Pad\sim I9 \le '1';
                     DRFM3 \le '0';
                                                                                          \ln \text{Pad} = 110 \le 11';
                     DRFM4 <= '0';
                                                                                          \ln Pad \sim I111 \le '1';
                     ENABLE 1 <= '0';
                                                                                          \ln Pad \sim I12 \le '1';
                     ENABLE 2 \le 0';
                                                                                          \ln Pad \sim I13 \le '1';
                     ENABLE 3 <= '0';
                                                                                          \ln Pad\sim I14 \le '1';
                     ENABLE 4 <= '1';
                                                                                          \ln Pad \sim I15 \le '1';
                     UNP \le '0';
                                                                                          \ln Pad \sim Q0 \le '1';
                     ODVin \le '0';
                                                                                          \ln \text{Pad} \sim \text{Q1} \le \text{'1'};
                     PSV <= '0';
                                                                                          \ln Pad \sim Q2 \le '1';
                     URB <= '1':
                                                                                          \ln Pad \sim Q3 \le '1';
                     Oper <= '1';
                                                                                          \ln Pad \sim Q4 \le '1';
                     InPadI0 \le '0';
                                                                                          \ln \text{Pad}_Q5 \le '1';
                     InPadI1 \le '0':
                                                                                          \ln \text{Pad} \sim \text{O6} \le \text{'1'}
                     InPadI2 \le '0';
                                                                                          \ln Pad \sim Q7 \le '1';
                     InPadI3 \le '0';
                                                                                          \ln Pad \sim Q8 \le '1';
                     InPadI4 \le '0';
                                                                                          \ln Pad \sim Q9 \le '1';
                     InPadI5 \le '0';
                                                                                          \ln Pad \sim Q10 \le '1';
                     InPadI6 \le '0';
                                                                                          \ln Pad \sim Q11 \le '1';
                     InPadI7 \le '0';
                                                                                          \ln Pad \sim Q12 \le '1';
                                                                                          \ln \text{Pad} \sim \text{Q13} \le \text{'1'};
                     InPadI8 \le '0';
                     InPadI9 \le '0':
                                                                                          \ln Pad \sim O14 \le '1'
                     InPadI10 \le '0';
                                                                                          \ln \text{Pad} \sim \text{Q15} \le \text{'1'};
                     InPadI11 \le '0';
                                                                                  wait for 2 ns; --2 ns
                     InPadI12 \le '0';
                                                                                          Gain0 <= '1';
                                                                                          Gain1 <= '1';
                     InPadI13 \le '0';
                     InPadI14 \le '0';
                                                                                          Gain2 \le '0';
                     InPadI15 \le '0':
                                                                                          Gain3 <= '1';
                     InPadIOV <= '0';
                                                                                          Inc0 \leq '0';
                     InPadQ0 \le '0';
                                                                                          Inc1 \leq 10';
                     InPadQ1 \le '0';
                                                                                          Inc2 \leq '0';
```

```
Inc3 <= '0';
                                                                         Gain3 <= '1';
       Inc4 \leq= '0';
                                                                         Inc0 \leq '0';
wait for 2 ns; --4 ns
                                                                         Inc1 <= '1';
       Gain0 <= '1';
                                                                         Inc2 \le '0';
       Gain1 <= '1';
                                                                         Inc3 \leq '0':
       Gain2 \le '0';
                                                                         Inc4 \leq '0';
       Gain3 <= '1';
                                                                         wait for 2 ns; --16 ns
       Inc0 \le '1';
                                                                         Gain0 <= '1';
       Inc1 \leq 10';
                                                                         Gain1 <= '1';
       Inc2 \leq 10';
                                                                         Gain2 <= '1';
       Inc3 \leq 10';
                                                                         Gain3 <= '1';
       Inc4 <= '0';
                                                                         Inc0 \le '1';
       wait for 2 ns; --6 ns
                                                                         Inc1 \leq '0';
       Gain0 <= '1';
                                                                         Inc2 \le '1':
       Gain1 <= '0';
                                                                         Inc3 <= '0';
       Gain2 <= '1';
                                                                         Inc4 \leq '0';
       Gain3 \le '1';
                                                                         ENABLE_4 \le '0';
       Inc0 \leq '1';
                                                                         ENABLE 3 <= '1';
       Inc1 \leq '0';
                                                                         wait for 2 ns; --18 ns
       Inc2 \leq '0';
                                                                         Gain0 <= '1';
       Inc3 \leq 10';
                                                                         Gain 1 <= '0';
       Inc4 \leq '0';
                                                                         Gain2 <= '1';
       wait for 2 ns; --8 ns
                                                                         Gain3 <= '1';
                                                                         Inc0 \le '0';
       Gain0 <= '1';
       Gain1 <= '0';
                                                                         Inc1 <= '1':
       Gain2 <= '1';
                                                                         Inc2 <= '0';
                                                                         Inc3 <= '0';
       Gain3 <= '1';
       Inc0 \leq '0';
                                                                         Inc4 \leq '0';
       Inc1 <= '1';
                                                                         wait for 2 ns; --20 ns
       Inc2 \leq '0';
                                                                         Gain0 <= '1';
       Inc3 \leq '0';
                                                                         Gain1 <= '0';
       Inc4 \leq 10';
                                                                         Gain2 <= '1';
       wait for 2 ns; --10 ns
                                                                         Gain3 <= '1';
       Gain0 \le '1';
                                                                         Inc0 \le '1';
       Gain1 <= '0';
                                                                         Inc1 <= '1';
       Gain2 <= '1':
                                                                         Inc2 \le '0';
       Gain3 <= '1';
                                                                         Inc3 \leq 10';
       Inc0 \leq '1';
                                                                         Inc4 \leq '0';
       Inc1 \leq '0':
                                                                         wait for 2 ns; --22 ns
                                                                         Gain0 <= '0';
       Inc2 \leq '0';
       Inc3 \leq 10';
                                                                         Gain1 <= '1';
       Inc4 <= '0';
                                                                         Gain2 <= '1';
                                                                         Gain3 <= '1';
       wait for 2 ns; --12 ns
                                                                         Inc0 \le '1';
       Gain0 \le '1';
       Gain1 <= '1';
                                                                         Inc1 \leq '0';
       Gain2 <= '0';
                                                                         Inc2 <= '1';
       Gain3 <= '1';
                                                                         Inc3 \leq '0':
       Inc0 \leq '1';
                                                                         Inc4 \le '0':
       Inc1 \leq 10';
                                                                         wait for 2 ns; --24 ns
       Inc2 \leq '0';
                                                                         Gain0 \le 0':
       Inc3 \leq 10';
                                                                         Gain 1 <= '1';
       Inc4 \leq '0';
                                                                         Gain2 <= '1';
       wait for 2 ns; --14 ns
                                                                         Gain3 <= '1';
       Gain0 <= '1';
                                                                         Inc0 <= '0';
                                                                         Inc1 <= '0';
       Gain1 <= '1';
       Gain2 \le '0';
                                                                         Inc2 \le '1';
```

```
Inc3 <= '0';
                                                                 Gain1 \le '1';
Inc4 \leq= '0';
                                                                 Gain2 <= '1';
wait for 2 ns; --26 ns
                                                                 Gain3 <= '1';
Gain0 \le '0';
                                                                 Inc0 \leq '0';
Gain1 <= '1';
                                                                 Inc1 \leq '1';
Gain2 <= '1';
                                                                 Inc2 \le '1';
Gain3 <= '1';
                                                                 Inc3 <= '0';
Inc0 \le '1';
                                                                 Inc4 \le '0':
Inc1 \leq 10';
                                                                 wait for 2 ns; --38 ns
Inc2 \leq '1';
                                                                 Gain0 \le '1';
Inc3 \leq 10';
                                                                 Gain 1 <= '0';
Inc4 <= '0';
                                                                 Gain2 <= '1';
wait for 2 ns; --28 ns
                                                                 Gain 3 <= '1';
Gain0 <= '0';
                                                                 Inc0 \le '0';
Gain1 <= '1';
                                                                 Inc1 <= '1';
Gain2 <= '1';
                                                                 Inc2 \le '1';
Gain3 \le '1';
                                                                 Inc3 \le '0':
Inc0 \leq '1';
                                                                 Inc4 \leq '0';
Inc1 \leq '0';
                                                                 wait for 2 ns; --40 ns
Inc2 \le '1';
                                                                 Gain0 <= '1';
Inc3 \leq 10';
                                                                 Gain 1 <= '0';
Inc4 \leq '0';
                                                                 Gain2 <= '1';
wait for 2 ns; --30 ns
                                                                 Gain3 <= '1';
                                                                 Inc0 \le '0';
Gain0 \le '0';
Gain1 <= '1':
                                                                 Inc1 <= '1':
Gain2 <= '1';
                                                                 Inc2 <= '1':
                                                                 Inc3 <= '0';
Gain3 <= '1';
Inc0 \leq '0';
                                                                 Inc4 \leq '0';
Inc1 <= '1';
                                                                 wait for 2 ns; --42 ns
Inc2 \le '1';
                                                                 Gain0 <= '1';
Inc3 \leq 10';
                                                                 Gain1 <= '1';
Inc4 \leq 10';
                                                                 Gain2 \le '0';
wait for 2 ns; --32 ns
                                                                 Gain3 <= '1';
Gain0 \le '0';
                                                                 Inc0 \le '1';
Gain1 <= '1';
                                                                 Inc1 \leq '0';
Gain2 <= '1':
                                                                 Inc2 <= '1':
Gain3 <= '1';
                                                                 Inc3 \leq 10';
Inc0 \leq '0';
                                                                 Inc4 \leq '0';
Inc1 <= '1':
                                                                 wait for 2 ns; --44 ns
                                                                 Gain0 <= '1';
Inc2 \leq '1';
Inc3 <= '0';
                                                                 Gain1 <= '1';
Inc4 <= '0';
                                                                 Gain2 \le '0';
ENABLE 2 <= '1';
                                                                 Gain3 <= '1';
ENABLE 3 \le 0';
                                                                 Inc0 \le '0';
wait for 2 ns; --34 ns
                                                                 Inc1 <= '1';
                                                                 Inc2 <= '1';
Gain0 \le '0';
Gain1 <= '1':
                                                                 Inc3 \leq '0':
Gain2 <= '1';
                                                                 Inc4 \le '0':
Gain3 <= '1';
                                                                 wait for 2 ns; --46 ns
Inc0 \leq '0';
                                                                 Gain0 <= '1';
Inc1 \leq '1';
                                                                 Gain 1 \le 0';
Inc2 \leq '1';
                                                                 Gain2 <= '1';
Inc3 \leq 10':
                                                                 Gain3 <= '1';
Inc4 \leq 10';
                                                                 Inc0 <= '0';
wait for 2 ns; --36 ns
                                                                 Inc1 \leq '1';
Gain0 \le '0';
                                                                 Inc2 \le '1';
```

```
Inc3 <= '0';
                                                               Gain1 \le '0';
Inc4 \leq= '0';
                                                               Gain2 <= '1';
wait for 2 ns; --48 ns
                                                              Gain3 <= '1';
Gain0 <= '1';
                                                              Inc0 \leq '0';
Gain1 <= '1';
                                                              Inc1 \leq '0';
                                                              Inc2 <= '0':
Gain2 <= '1';
Gain3 <= '1';
                                                              Inc3 <= '1';
Inc0 \leq '0';
                                                               Inc4 \le '0';
Inc1 <= '1';
                                                              wait for 2 ns; --60 ns
Inc2 \leq '0';
                                                              Gain0 \le '1';
Inc3 <= '1';
                                                              Gain1 <= '1';
Inc4 <= '0';
                                                              Gain2 \le '0';
ENABLE 2 \le 0';
                                                               Gain3 <= '1';
ENABLE 1 <= '1';
                                                              Inc0 \le '0';
                                                              Inc1 \leq '0';
wait for 2 ns; --50 ns
Gain0 <= '1';
                                                              Inc2 \le '0';
Gain1 <= '1';
                                                              Inc3 <= '1';
Gain2 \le '0';
                                                              Inc4 \leq '0';
Gain3 <= '1';
                                                               wait for 2 ns; --64 ns
Inc0 \leq '0';
                                                              Gain0 <= '1';
Inc1 <= '1';
                                                              Gain1 <= '1';
Inc2 \leq '1';
                                                               Gain2 \le '0';
Inc3 \leq 10';
                                                              Gain3 <= '1';
Inc4 \leq '0';
                                                              Inc0 \le '0';
wait for 2 ns; --52 ns
                                                              Inc1 \leq '0';
Gain0 \le '1';
                                                              Inc2 <= '0';
                                                              Inc3 <= '1';
Gain1 \leq 0';
Gain2 <= '1';
                                                              Inc4 \leq '0';
Gain3 <= '1';
                                                               wait for 2 ns; --64 ns
Inc0 \leq '0';
                                                               UNP <= '1';
Inc1 \leq '0';
                                                              ENABLE 1 \le 0';
Inc2 \leq 10';
                                                       wait for 2 ns; --66 ns
Inc3 \leq 11';
                                                              UNP \le '0';
Inc4 <= '0';
                                                              DRFM0 <= '0';
                                                              DRFM1 <= '0';
wait for 2 ns; --54 ns
Gain0 <= '1':
                                                              DRFM2 <= '0';
Gain1 <= '1';
                                                              DRFM3 \le '0';
Gain2 \le '0';
                                                              DRFM4 \le '0';
Gain3 <= '1';
                                                              PSV <= '1';
Inc0 \leq '1';
                                                       wait for 14 ns; --80 ns
Inc1 <= '1';
                                                              DRFM0 \le '1';
Inc2 <= '1';
                                                              DRFM1 <= '0';
Inc3 <= '0';
                                                              DRFM2 <= '0';
Inc4 \leq 10';
                                                              DRFM3 <= '0';
wait for 2 ns; --56 ns
                                                              DRFM4 <= '0';
Gain0 <= '1';
                                                       wait for 8 ns; --88 ns
Gain1 <= '1';
                                                              DRFM0 \le '0';
Gain2 \le '0';
                                                              DRFM1 \le '1';
Gain3 <= '1';
                                                              DRFM2 <= '0';
Inc0 \leq '1';
                                                              DRFM3 \le '0':
Inc1 \leq= '1';
                                                              DRFM4 \le '0';
Inc2 \leq '1';
                                                       wait for 4 ns; --92 ns
Inc3 \leq 10':
                                                              DRFM0 <= '1';
Inc4 \leq 10';
                                                              DRFM1 <= '1';
wait for 2 ns; --58 ns
                                                              DRFM2 \le '0';
Gain0 \le '1';
                                                               DRFM3 \le '0';
```

```
DRFM4 \le '0';
                                                              DRFM0 \le '1';
      wait for 4 ns; --96 ns
                                                              DRFM1 \le '0';
      DRFM0 <= '0':
                                                             DRFM2 <= '1':
      DRFM1 \le '0';
                                                             DRFM3 <= '1';
      DRFM2 <= '1';
                                                             DRFM4 \le '0';
      DRFM3 <= '0';
                                                              wait for 2 ns; --124 ns
      DRFM4 <= '0';
                                                             DRFM0 \le '0';
wait for 4 ns; --100 ns
                                                             DRFM1 <= '1';
                                                             DRFM2 <= '1';
      DRFM0 <= '1';
      DRFM1 \le '0';
                                                             DRFM3 <= '1';
      DRFM2 <= '1';
                                                              DRFM4 <= '0';
      DRFM3 <= '0';
                                                              wait for 2 ns; --126 ns
                                                             DRFM0 <= '1';
      DRFM4 \le '0';
      wait for 4 ns; --104 ns
                                                             DRFM1 <= '1';
      DRFM0 \le '0';
                                                             DRFM2 <= '1';
      DRFM1 \leq '1';
                                                             DRFM3 \le '1';
      DRFM2 <= '1';
                                                             DRFM4 \le '0';
      DRFM3 <= '0';
                                                              wait for 2 ns; --128 ns
      DRFM4 \le '0';
                                                             DRFM0 \le '0';
      wait for 2 ns; --106 ns
                                                             DRFM1 <= '0';
                                                             DRFM2 <= '0';
      DRFM0 <= '1';
      DRFM1 <= '1';
                                                             DRFM3 \le '0';
      DRFM2 <= '1';
                                                             DRFM4 <= '1';
      DRFM3 \le '0';
                                                              wait for 2 ns; --130 ns
      DRFM4 <= '0':
                                                             DRFM0 <= '1':
      wait for 4 ns; --110 ns
                                                             DRFM1 <= '0';
      DRFM0 \le '0';
                                                             DRFM2 \le '0';
      DRFM1 \le '0';
                                                             DRFM3 \le '0';
      DRFM2 \le '0';
                                                             DRFM4 <= '1';
      DRFM3 <= '1';
                                                              wait for 2 ns; --132 ns
      DRFM4 <= '0';
                                                             DRFM0 \le '0';
      wait for 2 ns; --112 ns
                                                             DRFM1 <= '1';
      DRFM0 <= '1';
                                                             DRFM2 <= '0';
      DRFM1 <= '0';
                                                             DRFM3 \le '0';
                                                              DRFM4 <= '1';
      DRFM2 \le '0';
      DRFM3 <= '1':
                                                              wait for 2 ns; --134 ns
      DRFM4 \le '0';
                                                             DRFM0 <= '1';
      wait for 2 ns; --114 ns
                                                             DRFM1 \le '1';
                                                             DRFM2 <= '0';
      DRFM0 <= '0':
      DRFM1 <= '1';
                                                             DRFM3 \le '0';
                                                             DRFM4 <= '1';
      DRFM2 \le '0';
                                                             wait for 2 ns; --136 ns
      DRFM3 <= '1':
                                                             DRFM0 <= '0';
      DRFM4 \le '0';
                                                              DRFM1 \le '0';
      wait for 4 ns; --118 ns
                                                             DRFM2 <= '1';
      DRFM0 <= '1';
      DRFM1 <= '1';
                                                             DRFM3 \le '0';
      DRFM2 <= '0';
                                                              DRFM4 \le '1';
      DRFM3 <= '1';
                                                             wait for 2 ns; --138 ns
                                                             DRFM0 <= '1';
      DRFM4 \le '0';
      wait for 2 ns; --120 ns
                                                              DRFM1 \le '0';
      DRFM0 \le '0';
                                                             DRFM2 <= '1';
      DRFM1 \le '0';
                                                             DRFM3 \le '0';
      DRFM2 <= '1':
                                                              DRFM4 <= '1';
      DRFM3 <= '1';
                                                              wait for 2 ns; --140 ns
      DRFM4 <= '0';
                                                              DRFM0 \le '1';
      wait for 2 ns; --122 ns
                                                              DRFM1 <= '1';
```

```
DRFM2 <= '1';
                                                       DRFM4 \le '0';
DRFM3 \le '0';
                                                       wait for 2 ns; --160 ns
DRFM4 <= '1':
                                                       DRFM0 <= '0':
wait for 2 ns; --142 ns
                                                       DRFM1 \le '0';
DRFM0 \le 0'
                                                       DRFM2 <= '1';
DRFM1 \le '0';
                                                       DRFM3 \le '0';
DRFM2 \le '0';
                                                       DRFM4 <= '0';
DRFM3 <= '1':
                                                       wait for 2 ns; --162 ns
DRFM4 <= '1';
                                                       DRFM0 <= '0';
wait for 2 ns; --144 ns
                                                       DRFM1 <= '1';
                                                       DRFM2 <= '1';
DRFM0 <= '1';
                                                       DRFM3 <= '0';
DRFM1 \le '0';
                                                       DRFM4 \le '0';
DRFM2 \le '0';
DRFM3 <= '1':
                                                       wait for 2 ns; --164 ns
DRFM4 <= '1';
                                                       DRFM0 \le '0';
wait for 2 ns; --146 ns
                                                       DRFM1 \le '0';
DRFM0 \le 0'
                                                       DRFM2 \le '0';
DRFM1 <= '1';
                                                       DRFM3 <= '1';
DRFM2 <= '0';
                                                       DRFM4 <= '0';
DRFM3 <= '1';
                                                       wait for 2 ns; --166 ns
DRFM4 <= '1';
                                                       DRFM0 <= '1';
wait for 2 ns; --148 ns
                                                       DRFM1 \le '0';
DRFM0 <= '0';
                                                       DRFM2 <= '0';
                                                       DRFM3 <= '1';
DRFM1 \le '0';
DRFM2 <= '1':
                                                       DRFM4 <= '0':
                                                       wait for 2 ns; --168 ns
DRFM3 \le '1';
DRFM4 <= '1';
                                                       DRFM0 \le '1';
wait for 2 ns; --150 ns
                                                       DRFM1 <= '1';
DRFM0 <= '1';
                                                       DRFM2 \le '0';
DRFM1 \le '0';
                                                       DRFM3 <= '1';
DRFM2 <= '1';
                                                       DRFM4 <= '0';
DRFM3 <= '1';
                                                       wait for 2 ns; --170 ns
DRFM4 <= '1';
                                                       DRFM0 \le '0';
wait for 2 ns; --152 ns
                                                       DRFM1 \le '0';
DRFM0 <= '0';
                                                       DRFM2 \le '1';
DRFM1 <= '1':
                                                       DRFM3 <= '1':
                                                       DRFM4 <= '0';
DRFM2 <= '1';
DRFM3 <= '1';
                                                       wait for 2 ns; --172 ns
                                                       DRFM0 \le '0':
DRFM4 <= '1':
wait for 2 ns; --154 ns
                                                       DRFM1 <= '1';
                                                       DRFM2 <= '1';
DRFM0 \le '0';
                                                       DRFM3 <= '1';
DRFM1 \le '0';
                                                       DRFM4 <= '0';
DRFM2 \le '0';
DRFM3 \le 0';
                                                       wait for 2 ns; --174 ns
DRFM4 <= '0';
                                                       DRFM0 \le '0';
wait for 2 ns; --156 ns
                                                       DRFM1 \le '0';
DRFM0 \le '1';
                                                       DRFM2 <= '0';
DRFM1 \le '0';
                                                       DRFM3 <= '0';
DRFM2 <= '0';
                                                       DRFM4 <= '1';
DRFM3 \le 0'
                                                       wait for 2 ns; --176 ns
DRFM4 \le '0';
                                                       DRFM0 \le '0';
wait for 2 ns; --158 ns
                                                       DRFM1 <= '1';
DRFM0 <= '1';
                                                       DRFM2 <= '0';
DRFM1 <= '1';
                                                       DRFM3 <= '0';
DRFM2 <= '0';
                                                       DRFM4 <= '1';
DRFM3 <= '0';
                                                       wait for 2 ns; --178 ns
```

```
--this process was generated
                DRFM0 <= '1';
                DRFM1 <= '1';
                                                      based on formula: 1 0 ns, 0 4 ns -r 8 ns
                DRFM2 <= '0':
                                                                        --wait for <time to next
                DRFM3 <= '0';
                                                       event>; -- <current time>
                DRFM4 <= '1';
                                                                        if END SIM = FALSE then
                                                                        RB 84 inSelect1 <= '1';
                wait for 2 ns; --180 ns
                                                                                wait for 4 ns; --0 fs
                PSV <= '0';
          wait for 66 ns; --244 ns
                                                                        else
                END SIM <= TRUE;
                                                                                wait;
                end of stimulus events
                                                                        end if;
                wait;
                                                                        if END_SIM = FALSE then
                                                                        RB 84 inSelect1 <= '0';
        end process; -- end of stimulus process
                                                                                wait for 4 ns; --4 ns
        CLOCK CLK: process
                                                                        else
        begin
                                                                                wait;
                --this process was generated
                                                                        end if;
based on formula: 0 0 ns, 1 1 ns -r 2 ns
                                                               end process;
                --wait for <time to next
event>; -- <current time>
                                                               CLOCK RB 84 inSelect2 : process
                if END_SIM = FALSE then
                                                               begin
                         CLK <= '0';
                                                                        --this process was generated
                         wait for 1 ns; --0 fs
                                                      based on formula: 10 ns, 08 ns -r 16 ns
                else
                                                                        --wait for <time to next
                                                       event>; -- <current time>
                         wait;
                                                                        if END SIM = FALSE then
                end if:
                                                                        RB 84 inSelect2 <= '1';
                if END SIM = FALSE then
                                                                                wait for 8 ns; --0 fs
                         CLK <= '1';
                         wait for 1 ns; --1 ns
                                                                        else
                else
                                                                                wait;
                                                                        end if;
                         wait;
                end if;
                                                                        if END SIM = FALSE then
                                                                        RB 84 inSelect2 <= '0';
        end process;
                                                                                wait for 8 ns; --8 ns
        CLOCK RB 84 inSelect0: process
                                                                        else
        begin
                                                                                wait;
                --this process was generated
                                                                        end if:
based on formula: 1 0 ns, 0 2 ns -r 4 ns
                                                               end process;
                --wait for <time to next
event>; -- <current time>
                                                               CLOCK RB 83 inSelect0: process
                if END SIM = FALSE then
                                                               begin
                RB 84 inSelect0 <= '1';
                                                                        --this process was generated
                         wait for 2 ns; --0 fs
                                                       based on formula: 10 ns, 02 ns -r 4 ns
                                                                        --wait for <time to next
                else
                                                       event>; -- <current time>
                         wait;
                end if:
                                                                        if END SIM = FALSE then
                if END SIM = FALSE then
                                                                        RB 83 inSelect0 <= '1';
                RB_84_inSelect0 <= '0';
                                                                                wait for 2 ns; --0 fs
                         wait for 2 ns; --2 ns
                                                                        else
                else
                                                                                wait;
                         wait:
                                                                        end if:
                                                                        if END_SIM = FALSE then
                end if;
                                                                        RB 83 inSelect0 <= '0';
        end process;
                                                                                wait for 2 ns; --2 ns
        CLOCK_RB_84_inSelect1 : process
                                                                        else
        begin
                                                                                wait;
                                                                        end if;
```

end process;						1	wait for	2 ns;	2 ns
CI OCI	7 DD 02) :C-141				else	:4.		
	_KB_83	3_inSelect1 : proces	S			1:0	wait;		
begin	41. :		4 1		1	end if;			
1 1 0 1		process was gener	rated		end prod	ess;			
based on formula					CI OCIZ	DD 00	a 1		
		for <time td="" to<=""><td>next</td><td></td><td></td><td>_KB_82</td><td>2_inSelect</td><td>i : proc</td><td>ess</td></time>	next			_KB_82	2_inSelect	i : proc	ess
event>; <curre< td=""><td></td><td></td><td></td><td></td><td>begin</td><td></td><td></td><td></td><td></td></curre<>					begin				
		$_{\text{SIM}}$ = FALSE the	en		c 1		process w		nerated
	KB_83	_inSelect1 <= '1';	0	based or	i formula		0 4 ns -r 8		
	,	wait for 4 ns;0	fs				for <tir< td=""><td>ne to</td><td>next</td></tir<>	ne to	next
	else	٠,		event>;	<curre< td=""><td></td><td></td><td>A L CE</td><td>1</td></curre<>			A L CE	1
	1 : 0	wait;					$_{\rm SIM} = F_{\rm A}$		
	end if;	CDA FALCE 4				KB_82	_inSelect1		
		$_{\text{SIM}}$ = FALSE the	en				wait for	4 ns;	0 fs
	KB_83	_inSelect1 <= '0';				else	•.		
	,	wait for 4 ns;4	ns			1:0	wait;		
	else	•.				end if;	CD (F	A T OF	
	1:0	wait;					$_{\rm SIM} = F_{\rm A}$		
	end if;					RB_82	_inSelect1		
end pro	cess;						wait for	4 ns;	4 ns
						else			
	C_RB_83	3_inSelect2 : proces	S				wait;		
begin						end if;			
		process was gener	rated		end prod	ess;			
based on formula								_	
		for <time td="" to<=""><td>next</td><td></td><td></td><td>_RB_82</td><td>2_inSelect2</td><td>2 : proc</td><td>ess</td></time>	next			_RB_82	2_inSelect2	2 : proc	ess
event>; <curre< td=""><td></td><td></td><td></td><td></td><td>begin</td><td></td><td></td><td></td><td></td></curre<>					begin				
		$_{\rm SIM}$ = FALSE the	en				process w		nerated
	RB_83	_inSelect2 <= '1';		based or	ı formula		0 8 ns -r 1		
		wait for 8 ns;0	fs				for <ti< td=""><td>ne to</td><td>next</td></ti<>	ne to	next
	else			event>;	<curre< td=""><td></td><td></td><td></td><td></td></curre<>				
		wait;					$_{\mathbf{SIM}} = \mathbf{F}_{\mathbf{A}}$		
	end if;					RB_82	_inSelect2		
		$_{\rm SIM}$ = FALSE the	en				wait for	8 ns;	0 fs
	RB_83	_inSelect2 <= '0';				else			
		wait for 8 ns;8	ns				wait;		
	else					end if;			
		wait;					$_{\mathbf{SIM}} = \mathbf{F}_{\mathbf{A}}$		
	end if;					RB_82	_inSelect2		
end pro	cess;						wait for	8 ns;	8 ns
						else			
CLOCK	C_RB_82	2_inSelect0 : proces	S				wait;		
begin						end if;			
		process was gener	rated		end proc	ess;			
based on formula	a: 1 0 ns,	0 2 ns -r 4 ns							
		for <time td="" to<=""><td>next</td><td></td><td>CLOCK</td><td>_RB_81</td><td>_inSelect</td><td>) : proc</td><td>ess</td></time>	next		CLOCK	_RB_81	_inSelect) : proc	ess
event>; <curre< td=""><td>ent time></td><td></td><td></td><td></td><td>begin</td><td></td><td></td><td></td><td></td></curre<>	ent time>				begin				
	if END	$_{\rm SIM}$ = FALSE the	en			this	process w	as gei	nerated
	RB_82	_inSelect0 <= '1';		based or	ı formula		0 2 ns -r 4		
		wait for 2 ns;0	fs				for <tir< td=""><td>ne to</td><td>next</td></tir<>	ne to	next
	else			event>;	<curre< td=""><td></td><td></td><td></td><td></td></curre<>				
		wait;					$_{\rm SIM} = F_{\rm A}$		
	end if;					RB_81	_inSelect0		
	if END	$_{SIM} = FALSE $ the	en				wait for	2 ns;	0 fs
	RB 82	$inSelect0 \le '0'$				else			

```
--wait for <time to next
                        wait;
                end if:
                                                      event>; -- <current time>
                if END SIM = FALSE then
                                                                      if END SIM = FALSE then
                RB 81 inSelect0 <= '0';
                                                                      RB 81 inSelect2 <= '1';
                        wait for 2 ns; --2 ns
                                                                              wait for 8 ns; --0 fs
                else
                                                                      else
                        wait;
                                                                              wait;
                                                                      end if;
                end if;
        end process;
                                                                      if END SIM = FALSE then
                                                                      RB 81 inSelect2 <= '0';
        CLOCK_RB_81_inSelect1: process
                                                                              wait for 8 ns; --8 ns
        begin
                                                                      else
                --this process was generated
                                                                              wait;
based on formula: 1 0 ns, 0 4 ns -r 8 ns
                                                                      end if:
                --wait for <time to next
                                                              end process;
event>; -- <current time>
                if END_SIM = FALSE then
                RB 81 inSelect1 <= '1';
                        wait for 4 ns; --0 fs
                else
                                                                      -- Add your stimulus here ...
                        wait;
                                                              end TB ARCHITECTURE;
                end if;
                if END SIM = FALSE then
                RB_81_inSelect1 <= '0';
                                                              configuration
                                                     TESTBENCH_FOR_hb_32rbps of hb_32rbps_tb
                        wait for 4 ns; --4 ns
                else
                                                                      for TB ARCHITECTURE
                        wait;
                end if;
                                                                              for UUT: hb_32rbps
        end process;
                                                                                       use
                                                                                              entity
                                                      work.hb_32rbps(structural);
        CLOCK_RB_81_inSelect2 : process
                                                                              end for;
                                                                      end for;
                --this process was generated
                                                              end TESTBENCH FOR hb 32rbps;
based on formula: 1 0 ns, 0 8 ns -r 16 ns
```

C. EXECUTING MACRO FOR THE 32 RANGE BIN TEST BENCH

SetActiveLib -work		wave -noreg InPadQ11
	inaluda	
comp	-include	wave -noreg InPadQ12
"\$DSN\src\hb_32rbps.vhd"	inaluda	wave -noreg InPadQ13
comp	-include	wave -noreg InPadQ14
"\$DSN\src\TestBench\hb_32rbps_		wave -noreg InPadQ15
asim TESTBENCH_FOR	_nb_32rbps	wave -noreg InPadQOV
wave		wave -noreg {\InPad~I0\}
wave -noreg CLK		wave -noreg {\InPad~I1\}
wave -noreg DRFM0		wave -noreg {\InPad~I2\}
wave -noreg DRFM1		wave -noreg {\InPad~I3\}
wave -noreg DRFM2		wave -noreg {\InPad~I4\}
wave -noreg DRFM3		wave -noreg {\InPad~I5\}
wave -noreg DRFM4		wave -noreg {\InPad~I6\}
wave -noreg ENABLE_1		wave -noreg {\InPad~I7\}
wave -noreg ENABLE_2		wave -noreg {\InPad~I8\}
wave -noreg ENABLE_3		wave -noreg {\InPad~I9\}
wave -noreg ENABLE_4		wave -noreg {\InPad~I10\}
wave -noreg Gain0		wave -noreg {\InPad~I11\}
wave -noreg Gain1		wave -noreg {\InPad~I12\}
wave -noreg Gain2		wave -noreg {\InPad~I13\}
wave -noreg Gain3		wave -noreg {\InPad~I14\}
wave -noreg Inc0		wave -noreg {\InPad~I15\}
wave -noreg Inc1		wave -noreg {\InPad~Q0\}
wave -noreg Inc2		wave -noreg {\InPad~Q1\}
wave -noreg Inc3		wave -noreg {\InPad~Q2\}
wave -noreg Inc4		wave -noreg {\InPad~Q3\}
wave -noreg InPadI0		wave -noreg {\InPad~Q4\}
wave -noreg InPadI1		wave -noreg {\InPad~Q5\}
wave -noreg InPadI2		wave -noreg {\InPad~Q6\}
wave -noreg InPadI3		wave -noreg {\InPad~Q7\}
wave -noreg InPadI4		wave -noreg {\InPad~Q8\}
wave -noreg InPadI5		wave -noreg {\InPad~Q9\}
wave -noreg InPadI6		wave noreg {\InPad~Q10\}
wave -noreg InPadI7		wave -noreg {\InPad~Q11\}
wave -noreg InPadI8		wave noteg {\lnPad~Q12\}
wave -noreg InPadI9		wave -noteg {\InPad~Q13\}
wave -noreg InPadI10		wave -noteg {\InPad~Q14\}
wave -noreg InPadI11		wave -noreg {\InPad~Q15\}
wave -noreg InPadI12		wave -noreg ODVin
wave -noreg InPadI14		wave -noreg ODVout
wave -noreg InPadI14		wave -noreg Oper
wave -noreg InPadI15		wave -noreg OutPadIS0
wave -noreg InPadIOV		wave -noreg OutPadIS1
wave -noreg InPadQ0		wave -noreg OutPadIS2
wave -noreg InPadQ1		wave -noreg OutPadIS3
wave -noreg InPadQ2		wave -noreg OutPadIS4
wave -noreg InPadQ3		wave -noreg OutPadIS5
wave -noreg InPadQ4		wave -noreg OutPadIS6
wave -noreg InPadQ5		wave -noreg OutPadIS7
wave -noreg InPadQ6		wave -noreg OutPadIS8
wave -noreg InPadQ7		wave -noreg OutPadIS9
wave -noreg InPadQ8		wave -noreg OutPadIS10
wave -noreg InPadQ9		wave -noreg OutPadIS11
wave -noreg InPadQ10		wave -noreg OutPadIS12

```
wave -noreg OutPadIS13
                                                    wave -noreg {\OutPad~QS2\}
wave -noreg OutPadIS14
                                                    wave -noreg {\OutPad~OS3\}
wave -noreg OutPadIS15
                                                    wave -noreg {\OutPad~QS4\}
wave -noreg OutPadISOV
                                                    wave -noreg {\OutPad~QS5\}
wave -noreg OutPadQS0
                                                    wave -noreg {\OutPad~QS6\}
wave -noreg OutPadQS1
                                                    wave -noreg {\OutPad~QS7\}
wave -noreg OutPadQS2
                                                    wave -noreg {\OutPad~QS8\}
wave -noreg OutPadQS3
                                                    wave -noreg {\OutPad~QS9\}
wave -noreg OutPadQS4
                                                    wave -noreg {\OutPad~QS10\}
wave -noreg OutPadQS5
                                                    wave -noreg {\OutPad~QS11\}
                                                    wave -noreg {\OutPad~QS12\}
wave -noreg OutPadQS6
                                                    wave -noreg {\OutPad~QS13\}
wave -noreg OutPadQS7
wave -noreg OutPadQS8
                                                    wave -noreg {\OutPad~QS14\}
wave -noreg OutPadQS9
                                                    wave -noreg {\OutPad~QS15\}
wave -noreg OutPadQS10
                                                    wave -noreg PSV
wave -noreg OutPadQS11
                                                    wave -noreg RB 81 inSelect0
wave -noreg OutPadQS12
                                                    wave -noreg RB_81_inSelect1
wave -noreg OutPadQS13
                                                    wave -noreg RB 81 inSelect2
wave -noreg OutPadQS14
                                                    wave -noreg RB 82 inSelect0
wave -noreg OutPadQS15
                                                    wave -noreg RB_82_inSelect1
wave -noreg OutPadQSOV
                                                    wave -noreg RB 82 inSelect2
wave -noreg {\OutPad~IS0\}
                                                    wave -noreg RB 83 inSelect0
wave -noreg {\OutPad~IS1\}
                                                    wave -noreg RB 83 inSelect1
                                                    wave -noreg RB 83 inSelect2
wave -noreg {\OutPad~IS2\}
wave -noreg {\OutPad~IS3\}
                                                    wave -noreg RB 84 inSelect0
wave -noreg {\OutPad~IS4\}
                                                    wave -noreg RB 84 inSelect1
wave -noreg {\OutPad~IS5\}
                                                    wave -noreg RB 84 inSelect2
wave -noreg {\OutPad~IS6\}
                                                    wave -noreg UNP
wave -noreg {\OutPad~IS7\}
                                                    wave -noreg URB
wave -noreg {\OutPad~IS8\}
                                                    run 200.00 ns
wave -noreg {\OutPad~IS9\}
                                                    # The following lines can be used for
wave -noreg {\OutPad~IS10\}
                                            timing simulation
wave -noreg {\OutPad~IS11\}
                                                                                   acom
wave -noreg \{\Delta VIS12\}
                                            <br/>backannotated vhdl file name>
wave -noreg {\OutPad~IS13\}
                                                                 comp
                                                                                 -include
wave -noreg {\OutPad~IS14\}
                                            "$DSN\src\TestBench\hb 32rbps TB tim cfg.v
wave -noreg {\OutPad~IS15\}
                                            hd"
                                                    # asim TIMING FOR hb 32rbps
wave -noreg {\OutPad~QS0\}
wave -noreg {\OutPad~QS1\}
```

THIS PAGE INTENTIONALLY LEFT BLANK

LIST OF REFERENCES

- [1] Ekestorm, S. R. T. and Karow, C., *An All-Digital Image Synthesizer For Countering High-Resolution Imaging Radars*, Master's Thesis, Naval Postgraduate School, Monterey, California, September 2000.
- [2] Guillaume, C. H., Circuit Design and Simulation For A Digital Image Synthesizer Range Bin Modulator, Master's Thesis, Naval Postgraduate School, Monterey, California, March 2002.
- [3] Borrione, D. D., Pierre, L. V., Salem, A. M., Formal Verification of VHDL Descriptions in Prevail Environment, IEEE Design and Test of Computers, Vol. 9, Issue 2, pp. 42–56, June 1992.
- [4] Hua, G. X.; Zhang, H., Formal Semantics of VHDL for Verification of Circuit Designs, Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings, 1993 IEEE International Conference, pp. 446 –449, 1993.
- [5] Bergeron, J., *Writing Testbenches: Functional Verification of HDL Model*, Kluver Academic Publishers, Norwell Massachusetts USA, Sixth Printing, 2002.
- [6] York, G., Mueller-Thuns, R., Patel, J., Beatty, D., *An Integrated Environment for HDL Verification*, Verilog HDL Conference, 1995. Proceedings, 1995 IEEE International, pp. 9–18, 1995.
- [7] Borman, J., Lohse, J., Payer, M., Venzl, G., *Model Checking in Industrial Hardware Design*, ACM/IEEE Design Automation Conference, 1995.
- [8] Deharbe, D., Shankar, S., Clarke, E. M., *Formal Verification of VHDL: The Model Checker CV*, Integrated Circuit Design, 1998. Proceedings. XI Brazilian Symposium, pp. 95–98, 1998.
- [9] Beer, I., Ben-David, S., Eisner, C., Landver, A., *RuleBase: An Industry-Oriented Formal Verification Tool*, Proceedings, Design Automation Conference, 1996.
- [10] Borrione, D. D., Pierre, L. V., Salem, A. M., Formal Verification of VHDL Descriptions in Prevail Environment, IEEE Design & Test of Computers, Vol. 9, Issue 2, pp. 42–56, June 1992.
- [11] Binder, R. V., *Testing Object-Oriented Systems*, Addison-Wesley, Third Printing June 2001.
- [12] Fouts, D. J., Pace, P. E., Karow, C., Ekestorm, S. R. T., *A Single-Chip False Target Radar Image Generator for Countering Wideband Imaging Radars*, IEEE Journal of Solid-State Circuits, Vol. 37, No. 6, June 2002.

- [13] LeDantec, F., *Performance Analysis of a Digital Image Synthesizer as a Counter-Measure Against Inverse Synthetic Aperture Radars*, Master's Thesis, Naval Postgraduate School, Monterey, California, September 2002.
- [14] Yalamanchili, S., *Introductory VHDL From Simulation to Synthesis*, Prentice-Hall, Upper Saddle River, New Jersey, 2001

INITIAL DISTRIBUTION LIST

- Defense Technical Information Center Ft. Belvoir, Virginia
- 2. Dudley Knox Library Naval Postgraduate School Monterey, California
- 3. Professor Douglas Fouts
 Department of Electrical and Computer Engineering
 Naval Postgraduate School
 Monterey, California
- 4. Professor Phillip Pace
 Department of Electrical and Computer Engineering
 Naval Postgraduate School
 Monterey, California
- 5. Professor Man-Tak Shing
 Department of Software Engineering
 Naval Postgraduate School
 Monterey, California
- 6. Professor John Powers
 Department of Electrical and Computer Engineering
 Naval Postgraduate School
 Monterey, California
- LtCol Pete Boerlage Naval Postgraduate School Monterey, California
- 8. Dr. John A. Montgomery Naval Research Laboratory Washington, D.C.
- 9. Mr. Alfred A. Di Mattesa Naval Research Laboratory Washington, D.C.
- 10. Mr. Gregory P. Hrin Naval Research Laboratory Washington, D.C.

- 11. Mr. Daniel W. Bay Naval Research Laboratory Washington, D.C.
- 12. Dr. Frank Klemm Naval Research Laboratory Washington, D.C.
- 13. Mr. Brian W. Edwards Naval Research Laboratory Washington, D.C.
- 14. Mr. George D. Farmer Naval Research Laboratory Washington, D.C.
- 15. Dr. Preston W. Grounds Naval Research Laboratory Washington, D.C.
- 16. Dr. Peter Craig
 Office of Naval Research
 Arlington, Virginia
- 17. Dr Joseph Lawrence Office of Naval Research Arlington, Virginia
- 18. Mr. James Talley
 Office of Naval Research
 Arlington, Virginia
- Swedish Armed Forces Headquarters HKV/KRI LED Stockholm, Sweden
- Swedish National Defence College MTI Stockholm, Sweden
- 21. Swedish Defence Materiel Administration Stockholm, Sweden
- 22. Swedish Defence Research Agency Linkoping, Sweden